{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:37:28Z","timestamp":1780357048405,"version":"3.54.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1955353"],"award-info":[{"award-number":["CNS-1955353"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["ID 3012.001"],"award-info":[{"award-number":["ID 3012.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["ID 3014.001"],"award-info":[{"award-number":["ID 3014.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tcad.2022.3197500","type":"journal-article","created":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T20:37:03Z","timestamp":1660077423000},"page":"4145-4156","source":"Crossref","is-referenced-by-count":25,"title":["SWAP: A Server-Scale Communication-Aware Chiplet-Based Manycore PIM Accelerator"],"prefix":"10.1109","volume":"41","author":[{"given":"Harsh","family":"Sharma","sequence":"first","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9294-1603","authenticated-orcid":false,"given":"Sumit K.","family":"Mandal","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin–Madison, Madison, WI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Janardhan Rao","family":"Doppa","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5045-5535","authenticated-orcid":false,"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin–Madison, Madison, WI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5930-8531","authenticated-orcid":false,"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2978386"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2016.12.038"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/make1010005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.4921463"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3476999"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref12","first-page":"14","article-title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic","volume-title":"Proc. ISCA","author":"Shafiee"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492347"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3375699"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00074"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2889053"},{"key":"ref22","volume":"63","author":"Zitzler","year":"1999","journal-title":"Evolutionary Algorithms for Multiobjective Optimization: Methods and Applications"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/BF00058655"},{"key":"ref24","volume-title":"Classification and Regression Trees","author":"Breiman","year":"1984"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218505"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0410-3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref31","volume-title":"Intel Foveros Interconnect","year":"2019"},{"key":"ref32","volume-title":"Use Apache MXNet (Incubating) for Inference With a ResNet 50 Model","year":"2022"},{"key":"ref33","volume-title":"Product Overview","year":"2022"},{"key":"ref34","volume-title":"Stanford Network Analysis Project","year":"2022"},{"key":"ref35","volume-title":"Network Repository","year":"2022"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9928799\/9852792-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9928799\/09852792.pdf?arnumber=9852792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T11:49:56Z","timestamp":1706788196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9852792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":35,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3197500","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}