{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T10:16:46Z","timestamp":1775470606504,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"French National Research Agency (ANR) as part of the IDROMEL Project"},{"DOI":"10.13039\/501100001665","name":"Program AAP-2020","doi-asserted-by":"publisher","award":["ANR-20-CE39"],"award-info":[{"award-number":["ANR-20-CE39"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tcad.2022.3197507","type":"journal-article","created":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T20:37:03Z","timestamp":1660077423000},"page":"3733-3744","source":"Crossref","is-referenced-by-count":12,"title":["ARMISTICE: Microarchitectural Leakage Modeling for Masked Software Formal Verification"],"prefix":"10.1109","volume":"41","author":[{"given":"Arnaud de","family":"Grandmaison","sequence":"first","affiliation":[{"name":"Arm France, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2092-924X","authenticated-orcid":false,"given":"Karine","family":"Heydemann","sequence":"additional","affiliation":[{"name":"Sorbonne University, CNRS, LIP6, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8848-8079","authenticated-orcid":false,"given":"Quentin L.","family":"Meunier","sequence":"additional","affiliation":[{"name":"Sorbonne University, CNRS, LIP6, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_15"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46800-5_18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2020.3008852"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3338906.3338913"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3031836.3031838"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-019-00205-7"},{"key":"ref8","first-page":"1","article-title":"SELA: A symbolic expression leakage analyzer","volume-title":"Proc. Int. Workshop Security Proofs Embedded Syst.","author":"Meunier"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16763-3_5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-64647-3_17"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-64647-3_10"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942173"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-020-00233-8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-89641-0_5"},{"key":"ref15","first-page":"1","article-title":"Coco: Co-design and co-verification of masked software implementations on CPUs","volume-title":"Proc. USENIX Security","author":"Gigerl"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i2.189-228"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.175-220"},{"key":"ref18","article-title":"Reverse engineering the micro-architectural leakage features of a commercial processor","author":"Gao","year":"2021"},{"key":"ref19","article-title":"LeakageVerif: Scalable and efficient leakage verification in symbolic expressions","author":"Meunier","year":"2021"},{"key":"ref20","first-page":"1","article-title":"A testing methodology for side-channel resistance validation","volume-title":"Proc. NIST NIAT","author":"Goodwill"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-21606-5"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2021.23137"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10175-0_17"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3197507"},{"key":"ref26","volume-title":"Angr: A platform-agnostic binary analysis framework","year":"2022"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15031-9_28"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/11767480_16"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383891"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.627-653"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-21568-2_17"},{"key":"ref32","first-page":"199","article-title":"Towards practical tools for side channel aware software engineering: \u2019Grey box\u2019 modelling for instruction leakages","volume-title":"Proc. USENIX Security","author":"McCann"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00016"},{"key":"ref34","article-title":"A novel completeness test and its application to side channel attacks and simulators","author":"Gao","year":"2021"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196112"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3124761"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i2.73-98"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474183"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9928799\/09852775.pdf?arnumber=9852775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T04:43:13Z","timestamp":1709354593000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9852775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":38,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3197507","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}