{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:32:31Z","timestamp":1779381151317,"version":"3.53.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Key-Area R&D Program of Guangdong Province","award":["2021B1101270003"],"award-info":[{"award-number":["2021B1101270003"]}]},{"name":"Zhejiang Provincial Key R&D Program","award":["2020C01052"],"award-info":[{"award-number":["2020C01052"]}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62034007"],"award-info":[{"award-number":["62034007"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62141404"],"award-info":[{"award-number":["62141404"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61974133"],"award-info":[{"award-number":["61974133"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Zhejiang Provincial NSF","award":["LD21F040003"],"award-info":[{"award-number":["LD21F040003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/tcad.2022.3203957","type":"journal-article","created":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T19:37:35Z","timestamp":1662061055000},"page":"1643-1647","source":"Crossref","is-referenced-by-count":6,"title":["A Fast Method to Estimate Through-Bump Current for Power Delivery Verification"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2610-7522","authenticated-orcid":false,"given":"Cheng","family":"Zhuo","sequence":"first","affiliation":[{"name":"College of ISEE, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Songyu","family":"Sun","sequence":"additional","affiliation":[{"name":"College of ISEE, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICICM54364.2021.9660367"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850863"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387176"},{"key":"ref14","author":"pandit","year":"2010","journal-title":"Power Integrity for I\/O Interfaces With Signal Integrity\/Power Integrity Co-Design"},{"key":"ref20","year":"2014","journal-title":"ANSYS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917587"},{"key":"ref10","first-page":"494","article-title":"On the preconditioner of conjugate gradient method: A power grid simulation perspective","author":"chou","year":"2001","journal-title":"Proc ICCAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574565"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.matdes.2020.108726"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834438"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/61.772353"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2010.2042546"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.980256"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116504"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379023"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2904048"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1322","DOI":"10.1109\/TVLSI.2014.2355230","article-title":"Silicon validated power delivery modeling and analysis on a 32nm DDR I\/O interface","volume":"23","author":"zhuo","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.118"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712511"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10106059\/09874808.pdf?arnumber=9874808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T18:53:39Z","timestamp":1683572019000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9874808\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":20,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3203957","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}