{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,17]],"date-time":"2026-09-17T03:53:52Z","timestamp":1789617232024,"version":"build-2803163510"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1816361"],"award-info":[{"award-number":["CCF-1816361"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-2007135"],"award-info":[{"award-number":["CCF-2007135"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["OISE-1854276"],"award-info":[{"award-number":["OISE-1854276"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/tcad.2022.3206397","type":"journal-article","created":{"date-parts":[[2022,9,13]],"date-time":"2022-09-13T19:41:27Z","timestamp":1663098087000},"page":"1662-1675","source":"Crossref","is-referenced-by-count":7,"title":["GridNetOpt: Fast Full-Chip EM-Aware Power Grid Optimization Accelerated by Deep Neural Networks"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9097-4567","authenticated-orcid":false,"given":"Han","family":"Zhou","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yibo","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wentian","family":"Jin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2119-6869","authenticated-orcid":false,"given":"Sheldon X.-D.","family":"Tan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.2011642"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045574"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.1330547"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942110"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2666723"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415763"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2524540"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431583"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2800707"},{"key":"ref30","year":"2020","journal-title":"EMspice–Coupled EM-IR analysis tool for full-chip power grid EM check and sign-off"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942141"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240823"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2889079"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368657"},{"key":"ref2","year":"2020","journal-title":"IEEE International Roadmap for Devices and Systems (IRDS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415714"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.08.009"},{"key":"ref39","article-title":"Wasserstein GAN","author":"arjovsky","year":"2017","journal-title":"arXiv 1701 07875"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898070"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.2139\/ssrn.3373730"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045673"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-26172-6"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317832"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317852"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0788-1"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415764"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317930"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297359"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466446"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829809"},{"key":"ref22","author":"goodfellow","year":"2016","journal-title":"Deep Learning"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2901824"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483978"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2020.2981628"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00057"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2018.2874244"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781236"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74529"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842802"},{"key":"ref4","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.3949"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1063\/1.354839"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1969.1082965"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10106059\/9888769-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10106059\/09888769.pdf?arnumber=9888769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,11]],"date-time":"2024-07-11T17:57:14Z","timestamp":1720720634000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9888769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":45,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3206397","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}