{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T14:21:22Z","timestamp":1784211682671,"version":"3.55.0"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["ID 2994.001"],"award-info":[{"award-number":["ID 2994.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-2011561"],"award-info":[{"award-number":["CNS-2011561"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005651","name":"NSF through the Computing Research Association for the CIFellows Project","doi-asserted-by":"publisher","award":["2030859"],"award-info":[{"award-number":["2030859"]}],"id":[{"id":"10.13039\/100005651","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/tcad.2022.3206729","type":"journal-article","created":{"date-parts":[[2022,9,14]],"date-time":"2022-09-14T19:34:52Z","timestamp":1663184092000},"page":"1393-1405","source":"Crossref","is-referenced-by-count":9,"title":["Machine Learning-Based Rowhammer Mitigation"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7668-2824","authenticated-orcid":false,"given":"Biresh Kumar","family":"Joardar","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tyler K.","family":"Bletsch","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"ref12","year":"2015","journal-title":"About the security content of Mac EFI Security Update"},{"key":"ref15","author":"qazi","year":"2021","journal-title":"Introducing Half-Double New Hammering Technique for DRAM RowHammer Bug"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872390"},{"key":"ref53","author":"joardar","year":"2022","journal-title":"Memory access dataset"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"ref11","year":"2015","journal-title":"Row Hammer Privilege Escalation"},{"key":"ref55","first-page":"1","article-title":"Adversarial machine learning at scale","author":"kurakin","year":"2017","journal-title":"Proc ICLR"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref54","year":"2017","journal-title":"SPEC CPU 2017"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774703"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"ref19","first-page":"117","article-title":"CAn’t touch this: Software-only mitigation against Rowhammer attacks targeting kernel memory","author":"brasser","year":"2017","journal-title":"Proc Usenix Security"},{"key":"ref18","first-page":"697","article-title":"ZebRAM: Comprehensive and compatible software protection against Rowhammer attacks","author":"konoth","year":"2018","journal-title":"Proc OSDI"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473912"},{"key":"ref50","year":"2016"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352367"},{"key":"ref45","first-page":"565","article-title":"DRAMA: Exploiting DRAM addressing for cross-CPU attacks","author":"pessl","year":"2016","journal-title":"Proc USENIX"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174260"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2019.00363"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.150-172"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0038-1"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833802"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00093"},{"key":"ref8","first-page":"213","article-title":"ThRowhammer: Rowhammer attacks over the network and defenses","author":"tatar","year":"2018","journal-title":"Proc USENIX ATC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"ref3","article-title":"A Retrospective and futurespective of Rowhammer attacks and defenses on DRAM","author":"zhang","year":"2022","journal-title":"arXiv 2201 02986"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465436"},{"key":"ref35","article-title":"The gem5 simulator: Version 20.0+","author":"power","year":"2020","journal-title":"arXiv 2007 03152"},{"key":"ref34","article-title":"FortuneTeller: Predicting microarchitectural attacks via unsupervised deep learning","author":"g\u00fclmezoglu","year":"2019","journal-title":"arXiv 1907 03651"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"ref30","year":"2006","journal-title":"SPEC CPU"},{"key":"ref33","first-page":"710","article-title":"Nethammer: Inducing Rowhammer faults through network requests","author":"lipp","year":"2018","journal-title":"Proc EuroS PW"},{"key":"ref32","first-page":"345","article-title":"BlockHammer: Preventing RowHammer at low cost by blacklisting rapidly-accessed DRAM rows","author":"ya?lik\u00e7i","year":"2021","journal-title":"Proc HPCA"},{"key":"ref2","first-page":"17","article-title":"Exploiting the DRAM rowhamer bug to gain kernel privileges","volume":"15","author":"seaborn","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3445969.3450425"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2967217"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS47505.2019.00016"},{"key":"ref22","article-title":"Understanding and improving the latency of DRAM-based memory systems","author":"chang","year":"2017"},{"key":"ref21","author":"bains","year":"2015","journal-title":"Row Hammer Refresh Command"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"5504e","DOI":"10.1002\/cpe.5504","article-title":"PAMPAR: A new parallel benchmark for performance and energy consumption evaluation","volume":"32","author":"garcia","year":"2020","journal-title":"Concurrency Comput Pract Exp"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10106059\/9891840-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10106059\/09891840.pdf?arnumber=9891840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,26]],"date-time":"2023-11-26T23:30:37Z","timestamp":1701041437000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9891840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":55,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3206729","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}