{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T03:19:08Z","timestamp":1774667948001,"version":"3.50.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3601303"],"award-info":[{"award-number":["2021YFB3601303"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3601304"],"award-info":[{"award-number":["2021YFB3601304"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB3601300"],"award-info":[{"award-number":["2021YFB3601300"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62171013"],"award-info":[{"award-number":["62171013"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/tcad.2022.3207662","type":"journal-article","created":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T20:06:57Z","timestamp":1663618017000},"page":"1463-1476","source":"Crossref","is-referenced-by-count":10,"title":["Layout Aware Optimization Methodology for SOT-MRAM Based on Technically Feasible Top-Pinned Magnetic Tunnel Junction Process"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4836-7648","authenticated-orcid":false,"given":"Chao","family":"Wang","sequence":"first","affiliation":[{"name":"Fert Beijing Research Institute, MIIT Key Laboratory of Spintronics, School of Electronics and Information Engineering, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2999-7903","authenticated-orcid":false,"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[{"name":"Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}]},{"given":"Zhongkui","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9302-9966","authenticated-orcid":false,"given":"Jiagao","family":"Feng","sequence":"additional","affiliation":[{"name":"Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fert Beijing Research Institute, MIIT Key Laboratory of Spintronics, School of Electronics and Information Engineering, Beihang University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8088-0404","authenticated-orcid":false,"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Fert Beijing Institute, MIIT Key Laboratory of Spintronics, School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3084997"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993474"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993604"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720539"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2960028"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-021-3220-0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature10309"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0461-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720624"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3020798"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2279153"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3065458"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3126638"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547701"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2377721"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1587\/elex.17.20200314"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822841"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10070792"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2020.2999270"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371979"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265028"},{"key":"ref22","first-page":"1","article-title":"First demonstration of interface-enhanced SAF enabling 400 \u25e6C-robust 42 nm p-SOT-MTJ cells with STT-assisted fieldfree switching and composite channels","volume-title":"Proc. Symp. VLSI Technol.","author":"Tsou"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776537"},{"key":"ref24","first-page":"1","article-title":"BEOL compatible high retention perpendicular SOTMRAM device for SRAM replacement and machine learning","volume-title":"Proc. Symp. VLSI Technol.","author":"Couet"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039800"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA51926.2021.9440096"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.29"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4566"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993513"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0131-z"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-019-0607-7"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573379"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993443"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830149"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830307"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176595"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614560"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372068"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993551"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889106"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062955"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372115"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176594"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2020.3016741"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2041330"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.IR.6376"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365945"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2872584"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10106059\/09895268.pdf?arnumber=9895268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T20:24:05Z","timestamp":1705955045000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9895268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":51,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3207662","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}