{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:27:42Z","timestamp":1775665662996,"version":"3.50.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Ministry of Education, Singapore, under its Academic Research Fund Tier 2","award":["MOE2019-T2-1-071"],"award-info":[{"award-number":["MOE2019-T2-1-071"]}]},{"name":"Tier 1","award":["MOE2019-T1-001-072"],"award-info":[{"award-number":["MOE2019-T1-001-072"]}]},{"DOI":"10.13039\/501100001475","name":"Nanyang Technological University, Singapore, under its NAP","doi-asserted-by":"publisher","award":["M4082282"],"award-info":[{"award-number":["M4082282"]}],"id":[{"id":"10.13039\/501100001475","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/tcad.2022.3208187","type":"journal-article","created":{"date-parts":[[2022,9,20]],"date-time":"2022-09-20T19:30:34Z","timestamp":1663702234000},"page":"1784-1797","source":"Crossref","is-referenced-by-count":28,"title":["<i>LightNAS<\/i>: On Lightweight and Scalable Neural Architecture Search for Embedded Platforms"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0758-2248","authenticated-orcid":false,"given":"Xiangzhong","family":"Luo","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Jurong West, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4365-2768","authenticated-orcid":false,"given":"Di","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Software, Yunnan University, Kunming, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1378-0056","authenticated-orcid":false,"given":"Hao","family":"Kong","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Jurong West, Singapore"}]},{"given":"Shuo","family":"Huai","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Jurong West, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1614-9929","authenticated-orcid":false,"given":"Hui","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Jurong West, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9348-4662","authenticated-orcid":false,"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Jurong West, Singapore"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00140"},{"key":"ref12","first-page":"544","article-title":"Single path one-shot neural architecture search with uniform sampling","author":"guo","year":"2020","journal-title":"Proc ECCV"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58555-6_8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00745"},{"key":"ref11","first-page":"1","article-title":"NAS-BENCH-201: Extending the scope of reproducible neural architecture search","author":"dong","year":"2020","journal-title":"Proc ICLR"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00186"},{"key":"ref17","article-title":"EH-DNAS: End-to-end hardware-aware differentiable neural architecture search","author":"jiang","year":"2021","journal-title":"arXiv 2111 12299"},{"key":"ref16","first-page":"1","article-title":"Categorical reparameterization with gumbel-softmax","author":"jang","year":"2017","journal-title":"Proc ICLR"},{"key":"ref19","article-title":"The large learning rate phase of deep learning: The catapult mechanism","author":"lewkowycz","year":"2020","journal-title":"arXiv 2003 02218"},{"key":"ref18","first-page":"27016","article-title":"Hardware-adaptive efficient latency prediction for NAS via meta-learning","author":"lee","year":"2021","journal-title":"Proc NeurIPS"},{"key":"ref51","first-page":"1","article-title":"Neural architecture search with reinforcement learning","author":"zoph","year":"2017","journal-title":"Proc ICLR"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00189"},{"key":"ref46","article-title":"Latency-aware differentiable neural architecture search","author":"xu","year":"2020","journal-title":"arXiv 2001 06392"},{"key":"ref45","first-page":"1","article-title":"Snas: Stochastic neural architecture search","author":"xie","year":"2019","journal-title":"Proc ICLR"},{"key":"ref48","first-page":"1","article-title":"AutoSlim: Towards one-shot architecture search for channel numbers","author":"yu","year":"2019","journal-title":"Proc NeurIPS-W"},{"key":"ref47","author":"yu","year":"2020","journal-title":"AutoSlim"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01128"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01298"},{"key":"ref44","first-page":"1","article-title":"Weight-sharing neural architecture search: A battle to shrink the optimization gap","author":"xie","year":"2021","journal-title":"Proc CSUR"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01099"},{"key":"ref49","first-page":"1","article-title":"Slimmable neural networks","author":"yu","year":"2019","journal-title":"Proc ICLR"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.01202"},{"key":"ref9","first-page":"760","article-title":"Network pruning via transformable architecture search","author":"dong","year":"2019","journal-title":"Proc NeurIPS"},{"key":"ref4","first-page":"1","article-title":"ProxylessNAS: Direct neural architecture search on target task and hardware","author":"cai","year":"2019","journal-title":"Proc ICLR"},{"key":"ref3","article-title":"Estimating or propagating gradients through stochastic neurons for conditional computation","author":"bengio","year":"2013","journal-title":"arXiv 1308 3432"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01067"},{"key":"ref5","first-page":"1","article-title":"Once-for-all: Train one network and specialize it for efficient deployment","author":"cai","year":"2020","journal-title":"Proc ICLR"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3531437.3539720"},{"key":"ref35","article-title":"UDC: Unified DNAS for compressible TinyML models","author":"fedorov","year":"2022","journal-title":"arXiv 2201 05842"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00293"},{"key":"ref37","first-page":"367","article-title":"Random search and reproducibility for neural architecture search","author":"li","year":"2020","journal-title":"Proc UAI"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00171"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref30","first-page":"4079","article-title":"Speedy performance estimation for neural architecture search","author":"ru","year":"2021","journal-title":"Proc NeurIPS"},{"key":"ref33","first-page":"6105","article-title":"Efficientnet: Rethinking model scaling for convolutional neural networks","author":"tan","year":"2019","journal-title":"Proc ICML"},{"key":"ref32","first-page":"481","article-title":"Single-path NAS: Designing hardware-efficient convnets in less than 4 hours","author":"stamoulis","year":"2019","journal-title":"Proc ECML-PKDD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01433"},{"key":"ref1","first-page":"1","article-title":"Zero-cost proxies for lightweight NAS","author":"abdelfattah","year":"2021","journal-title":"Proc ICLR"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3177955"},{"key":"ref38","first-page":"1","article-title":"The concrete distribution: A continuous relaxation of discrete random variables","author":"maddison","year":"2017","journal-title":"Proc ICLR"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00339"},{"key":"ref23","first-page":"21","article-title":"SSD: Single shot multibox detector","author":"liu","year":"2016","journal-title":"Proc ECCV"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530488"},{"key":"ref25","first-page":"1","article-title":"Rethinking the value of network pruning","author":"liu","year":"2019","journal-title":"Proc ICLR"},{"key":"ref20","first-page":"1","article-title":"HW-NAS-Bench: Hardware-aware neural architecture search benchmark","author":"li","year":"2021","journal-title":"Proc ICLR"},{"key":"ref22","first-page":"1","article-title":"Darts: Differentiable architecture search","author":"liu","year":"2019","journal-title":"Proc ICLR"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2021.04.141"},{"key":"ref28","first-page":"7979","article-title":"Hardcore-nas: Hard constrained differentiable neural architecture search","author":"nayman","year":"2021","journal-title":"Proc ICML"},{"key":"ref27","first-page":"7588","article-title":"Neural architecture search without training","author":"mellor","year":"2021","journal-title":"Proc ICML"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v33i01.33014780"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10129269\/09896156.pdf?arnumber=9896156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T18:08:36Z","timestamp":1687198116000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9896156\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":51,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3208187","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}