{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T07:59:19Z","timestamp":1768809559673,"version":"3.49.0"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61902045"],"award-info":[{"award-number":["61902045"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62102219"],"award-info":[{"award-number":["62102219"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Chongqing High-Tech Research Key Program","award":["cstc2021jcyj-msxmX0981"],"award-info":[{"award-number":["cstc2021jcyj-msxmX0981"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/tcad.2022.3210390","type":"journal-article","created":{"date-parts":[[2022,9,28]],"date-time":"2022-09-28T19:58:14Z","timestamp":1664395094000},"page":"1824-1837","source":"Crossref","is-referenced-by-count":10,"title":["ADAR: Application-Specific Data Allocation and Reprogramming Optimization for 3-D TLC Flash Memory"],"prefix":"10.1109","volume":"42","author":[{"given":"Linbo","family":"Long","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, Chongqing University of Posts and Telecommunications, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinpeng","family":"Huang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Chongqing University of Posts and Telecommunications, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2611-2652","authenticated-orcid":false,"given":"Congming","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Information Science and Engineering, Xiamen University, Xiamen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3040-2065","authenticated-orcid":false,"given":"Duo","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Computer Science, Chongqing University, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8223-7105","authenticated-orcid":false,"given":"Renping","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Chongqing University of Posts and Telecommunications, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Jiang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Chongqing University of Posts and Telecommunications, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"ref12","first-page":"7","article-title":"Reinforcement learning-based SLC cache technique for enhancing SSD write performance","author":"yoo","year":"2020","journal-title":"Proc HotStorage"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2542215"},{"key":"ref14","first-page":"79","article-title":"The harey tortoise: Managing heterogeneous write performance in SSDs","author":"grupp","year":"2013","journal-title":"Proc ATC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358323"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3131850"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406953"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS50786.2020.9285970"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968462"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00046"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2919035"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218631"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167759"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278533"},{"key":"ref47","first-page":"57","article-title":"Design tradeoffs for SSD performance","author":"agrawal","year":"2008","journal-title":"Proc ATC"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542301"},{"key":"ref41","first-page":"257","article-title":"Write once, get % free: Saving SSD erase costs using WOM codes","author":"yadgar","year":"2015","journal-title":"Proc FAST"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519081"},{"key":"ref43","first-page":"125","article-title":"Access characteristic guided read and write cost regulation for performance improvement on flash memory","author":"li","year":"2016","journal-title":"Proc FAST"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167758"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4420"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897706"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2959318"},{"key":"ref4","first-page":"422","article-title":"A 176-stacked 512Gb 3b\/cell 3D-NAND flash with 10.8Gb\/mm² density with a peripheral circuit under cell array architecture","author":"park","year":"2021","journal-title":"Proc ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00042"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662445"},{"key":"ref5","first-page":"226","article-title":"13.5 a 128Gb 1b\/cell 96-word-line-layer 3D flash memory to improve random read latency with tPROG=75?s and tR=4?s","author":"kouchi","year":"2020","journal-title":"Proc ISSCC"},{"key":"ref40","first-page":"117","article-title":"Improving the reliability of next generation SSDs using WOM-v codes","author":"jaffer","year":"2022","journal-title":"Proc FAST"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.09.005"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.14"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2017.015070"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.12.009"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00036"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905626"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180715"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3167132.3167171"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2661982"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2934458"},{"key":"ref38","first-page":"1","article-title":"FlexFS: A flexible flash file system for MLC NAND flash memory","author":"lee","year":"2009","journal-title":"Proc ATC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3398037"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2987781"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858385"},{"key":"ref25","first-page":"334","article-title":"A garbage collection aware stripping method for solid-state drives","author":"huang","year":"2015","journal-title":"Proc ASP-DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062339"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3465332.3470877"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00048"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00018"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2021.3067604"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2824818"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10129269\/09904867.pdf?arnumber=9904867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T18:08:16Z","timestamp":1687198096000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9904867\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":50,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3210390","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}