{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T11:05:01Z","timestamp":1762254301392,"version":"3.37.3"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tcad.2022.3215796","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T21:42:03Z","timestamp":1667511723000},"page":"2149-2162","source":"Crossref","is-referenced-by-count":13,"title":["HLock+: A Robust and Low-Overhead Logic Locking at the High-Level Language"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0928-4508","authenticated-orcid":false,"given":"Md Rafid","family":"Muttaki","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}]},{"given":"Roshanak","family":"Mohammadivojdan","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5917-5425","authenticated-orcid":false,"given":"Hadi Mardani","family":"Kamali","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}]}],"member":"263","reference":[{"article-title":"Advances in logic locking: Past, present, and prospects","year":"2022","author":"kamali","key":"ref13"},{"journal-title":"The Catapult ++\/SystemC Synthesis","year":"2022","key":"ref57"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1142\/9789814354363_0008"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"journal-title":"Vivado Design Suite User Guide High-Level Synthesis","year":"2022","key":"ref58"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1147\/rd.254.0272"},{"key":"ref11","first-page":"495","article-title":"Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation","author":"imeson","year":"2013","journal-title":"Proc Usenix Security Symp"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586110"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.261"},{"key":"ref54","first-page":"1055","article-title":"Does logic locking work with EDA tools?","author":"han","year":"2021","journal-title":"Proc Usenix Security"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2323976"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-99524-9_1"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774602"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_32"},{"key":"ref47","first-page":"175","article-title":"CAS-lock: A security-corruptibility trade-off resilient logic locking scheme","volume":"2020","author":"shakya","year":"2020","journal-title":"IACR Trans Cryptogr Hardw Embed Syst"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942150"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415669"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473927"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586179"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441039"},{"key":"ref8","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc Usenix Security Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9_1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2163307"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.418-440"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116261"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586314"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196126"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906738"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"key":"ref30","first-page":"97","article-title":"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks","volume":"2019","author":"azar","year":"2019","journal-title":"IACR Trans Cryptogr Hardw Embed Syst"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461760"},{"journal-title":"A High Level Synthesis Tool for FPGA Design From Software Binaries","year":"2007","key":"ref2"},{"journal-title":"NVIDIA closes design complexity gap with high-level synthesis","year":"2022","author":"sijstermans","key":"ref1"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218519"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715083"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3444960"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref20","first-page":"405","article-title":"LUT-lock: A novel LUT-based logic obfuscation for FPGA-bitstream and ASIC-hardware protection","author":"kamali","year":"2018","journal-title":"Proc IEEE Symp VLSI (ISVLSI)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415667"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref29","first-page":"56","article-title":"SAIL: Machine learning guided attack on hardware obfuscation","author":"chakraborty","year":"2018","journal-title":"Proc AsianHOST"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10155504\/09925097.pdf?arnumber=9925097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T19:20:33Z","timestamp":1689016833000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9925097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":60,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3215796","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}