{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T18:49:00Z","timestamp":1772822940794,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF AI Institute for Advances in Optimization"},{"name":"Berkeley Wireless Research Center"},{"name":"Berkeley AI Research"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tcad.2022.3217421","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T23:23:21Z","timestamp":1667517801000},"page":"2163-2173","source":"Crossref","is-referenced-by-count":37,"title":["Pretraining Graph Neural Networks for Few-Shot Analog Circuit Modeling and Design"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7922-2666","authenticated-orcid":false,"given":"Kourosh","family":"Hakhamaneshi","sequence":"first","affiliation":[{"name":"Intel AI Labs, Santa Clara, CA, USA"}]},{"given":"Marcel","family":"Nassar","sequence":"additional","affiliation":[{"name":"Intel AI Labs, Santa Clara, CA, USA"}]},{"given":"Mariano","family":"Phielipp","sequence":"additional","affiliation":[{"name":"Intel AI Labs, Santa Clara, CA, USA"}]},{"given":"Pieter","family":"Abbeel","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7233-6863","authenticated-orcid":false,"given":"Vladimir","family":"Stojanovic","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3451179"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317852"},{"key":"ref15","article-title":"JUMBO: Scalable multi-task Bayesian optimization using Offline data","author":"hakhamaneshi","year":"2021","journal-title":"arXiv 2106 00942"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586236"},{"key":"ref30","article-title":"Fast graph representation learning with PyTorch geometric","author":"fey","year":"2019","journal-title":"arXiv 1903 02428"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3015918"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415624"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351885"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288756"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218515"},{"key":"ref16","first-page":"3306","article-title":"Batch Bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design","author":"lyu","year":"2018","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317838"},{"key":"ref24","article-title":"Perceiver IO: A general architecture for structured inputs & outputs","author":"jaegle","year":"2021","journal-title":"arXiv 2107 14795"},{"key":"ref23","author":"quarles","year":"1994","journal-title":"SPICE 3 version 3F5 user’s manual"},{"key":"ref26","article-title":"Deepergcn: All you need to train deeper gcns","author":"li","year":"2020","journal-title":"arXiv 2006 07739"},{"key":"ref25","first-page":"1","article-title":"Representing long-range context for graph neural networks with global attention","volume":"34","author":"jain","year":"2021","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2961322"},{"key":"ref22","first-page":"7364","article-title":"Circuit-GNN: Graph neural networks for distributed circuit design","author":"zhang","year":"2019","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474253"},{"key":"ref28","article-title":"Graph attention networks","author":"veli?kovi?","year":"2017","journal-title":"arXiv 1710 10903"},{"key":"ref27","article-title":"Semi-supervised classification with graph convolutional networks","author":"kipf","year":"2016","journal-title":"arXiv 1609 02907"},{"key":"ref29","article-title":"Open graph benchmark: Datasets for machine learning on graphs","author":"hu","year":"2020","journal-title":"arXiv 2005 00687"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116200"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942062"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045559"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942063"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10155504\/9930855-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10155504\/09930855.pdf?arnumber=9930855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T19:19:48Z","timestamp":1689016788000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9930855\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":30,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3217421","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}