{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:27Z","timestamp":1772725647462,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation","doi-asserted-by":"publisher","award":["SaTC-1801488"],"award-info":[{"award-number":["SaTC-1801488"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tcad.2022.3218614","type":"journal-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T01:36:22Z","timestamp":1667525782000},"page":"2418-2422","source":"Crossref","is-referenced-by-count":40,"title":["Error Detection Architectures for Hardware\/Software Co-Design Approaches of Number-Theoretic Transform"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1142-8171","authenticated-orcid":false,"given":"Ausmita","family":"Sarker","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6800-3302","authenticated-orcid":false,"given":"Alvaro Cintas","family":"Canto","sequence":"additional","affiliation":[{"name":"School of Technology and Innovation, Marymount University, Arlington, VA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4513-3109","authenticated-orcid":false,"given":"Mehran","family":"Mozaffari Kermani","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6921-6868","authenticated-orcid":false,"given":"Reza","family":"Azarderakhsh","sequence":"additional","affiliation":[{"name":"Department of Computer and Electrical Engineering and Computer Science, Florida Atlantic University, Boca Raton, FL, USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2020.2991671"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2930664"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2881097"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3025857"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-019-00203-9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315143"},{"key":"ref2","article-title":"Implementation and benchmarking of round 2 candidates in the NIST post-quantum cryptography standardization process using hardware and software\/hardware co-design approaches","author":"dang","year":"2021"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00042"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3159173"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44534-8_19"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-014-0092-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3017930"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2018.00032"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2350431"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33481-8_8"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10155504\/9933800-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10155504\/09933800.pdf?arnumber=9933800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T19:20:30Z","timestamp":1689016830000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9933800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":15,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3218614","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}