{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:06:19Z","timestamp":1780675579247,"version":"3.54.1"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA ERI 3DSOC Program","doi-asserted-by":"publisher","award":["HR001118C0096"],"award-info":[{"award-number":["HR001118C0096"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["GRC Task 2929"],"award-info":[{"award-number":["GRC Task 2929"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics, Inc.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tcad.2022.3218763","type":"journal-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T01:47:28Z","timestamp":1667526448000},"page":"2331-2335","source":"Crossref","is-referenced-by-count":10,"title":["Snap-3D: A Constrained Placement-Driven Physical Design Methodology for High Performance 3-D ICs"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2897-7142","authenticated-orcid":false,"given":"Pruek","family":"Vanna-Iampikul","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chengjia","family":"Shao","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1481-9167","authenticated-orcid":false,"given":"Yi-Chen","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3966-1749","authenticated-orcid":false,"given":"Sai","family":"Pentapati","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun","family":"Heo","sequence":"additional","affiliation":[{"name":"Samsung Engineering Company Ltd., Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-Seung","family":"Choi","sequence":"additional","affiliation":[{"name":"Samsung Engineering Company Ltd., Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415720"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2952542"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586246"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3447049"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648839"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875641"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10155504\/09935297.pdf?arnumber=9935297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T19:20:12Z","timestamp":1689016812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9935297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":8,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3218763","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}