{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:51:06Z","timestamp":1774367466862,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Malaysian Ministry of Higher Education under the SLAI scheme"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tcad.2022.3229281","type":"journal-article","created":{"date-parts":[[2022,12,14]],"date-time":"2022-12-14T18:41:43Z","timestamp":1671043303000},"page":"2738-2751","source":"Crossref","is-referenced-by-count":15,"title":["Generation of New Low-Complexity March Algorithms for Optimum Faults Detection in SRAM"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2003-5756","authenticated-orcid":false,"given":"Aiman Zakwan","family":"Jidin","sequence":"first","affiliation":[{"name":"Faculty of Electronics Engineering and Technology, Universiti Malaysia Perlis, Arau, Malaysia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2725-0515","authenticated-orcid":false,"given":"Razaidi","family":"Hussin","sequence":"additional","affiliation":[{"name":"Faculty of Electronics Engineering and Technology, Universiti Malaysia Perlis, Arau, Malaysia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3403-2636","authenticated-orcid":false,"given":"Lee Weng","family":"Fook","sequence":"additional","affiliation":[{"name":"IC Design Department, Emerald System Design Center, Penang, Malaysia"}]},{"given":"Mohd Syafiq","family":"Mispan","sequence":"additional","affiliation":[{"name":"Fakulti Teknologi Kejuruteraan Elektrik dan Elektronik, Universiti Teknikal Malaysia Melaka, Durian Tunggal, Malaysia"}]},{"given":"Nor Azura","family":"Zakaria","sequence":"additional","affiliation":[{"name":"UST Semiconductor Department, UST Global Malaysia, Penang, Malaysia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8062-7860","authenticated-orcid":false,"given":"Loh Wan","family":"Ying","sequence":"additional","affiliation":[{"name":"Faculty of Electronics Engineering and Technology, Universiti Malaysia Perlis, Arau, Malaysia"}]},{"given":"Norshuhani","family":"Zamin","sequence":"additional","affiliation":[{"name":"College of Computing and Informatics, Saudi Electronic University, Riyadh, Saudi Arabia"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36046-6_4"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818688"},{"key":"ref12","article-title":"Multiple and solid data background scheme for testing static single cell faults on SRAM memories","author":"zakaria","year":"2013"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS51387.2021.9687791"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.56"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022802010738"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5251-6"},{"key":"ref31","year":"2020","journal-title":"Tessent MemoryBIST User's Manual For Use with Tessent Shell"},{"key":"ref30","author":"adams","year":"2003","journal-title":"High Performance Memory Testing Design Principles Fault Modeling and Self-Test"},{"key":"ref11","first-page":"292","article-title":"Low Power March memory test algorithm for static random access memories (technical note)","volume":"31","author":"kumar","year":"2018","journal-title":"Int J Eng"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.32"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref32","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RSM52397.2021.9511602"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RTEICT46194.2019.9016882"},{"key":"ref17","first-page":"149","article-title":"SRAM BIST design based on March C+ algorithm","volume":"34","author":"zhi-chao","year":"2011","journal-title":"Modern Electronic Technology"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.17485\/ijst\/2015\/v8i33\/76080"},{"key":"ref19","first-page":"256","article-title":"A March-based fault location algorithm for static random access memories","author":"vardanian","year":"2002","journal-title":"Proc 8th IEEE Int On-Line Test Workshop (IOLTW)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893615"},{"key":"ref24","article-title":"FSM-based enhanced March C- algorithm for memory built-in self-test","author":"zong","year":"2017"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49283-3_4"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1108\/IJPCC-05-2020-0032","article-title":"Architecture for an efficient MBIST using modified March-y algorithms to achieve optimized communication delay and computational speed","volume":"17","author":"nisha","year":"2021","journal-title":"Int J Pervasive Comput Commun"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1587\/elex.18.20210092"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510868"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia.2019.00036"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126621501607"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS51387.2021.9687806"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.11591\/ijece.v2i5.1587"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139148"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CSITechnol.2019.8895189"},{"key":"ref7","article-title":"BIST implementation access through a reconfigurable network","author":"lu","year":"2019"},{"key":"ref9","first-page":"18","article-title":"Fault detection with optimum March test algorithm","volume":"47","author":"zakaria","year":"2013","journal-title":"J Theor Appl Inf Technol"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES51350.2021.9489225"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2019.8787161"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SCEECS48394.2020.43"},{"key":"ref5","author":"mrozek","year":"2018","journal-title":"Multi-run Memory Tests for Pattern Sensitive Faults"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10186111\/09984966.pdf?arnumber=9984966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T18:13:56Z","timestamp":1691432036000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9984966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":36,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3229281","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}