{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:47:34Z","timestamp":1775069254157,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["IRP task-2864.001"],"award-info":[{"award-number":["IRP task-2864.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tcad.2022.3231173","type":"journal-article","created":{"date-parts":[[2022,12,21]],"date-time":"2022-12-21T18:52:42Z","timestamp":1671648762000},"page":"2657-2663","source":"Crossref","is-referenced-by-count":6,"title":["Aging-Aware Timing Model of CMOS Inverter: Path Level Timing Performance and Its Impact on the Logical Effort"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6444-8483","authenticated-orcid":false,"given":"Lomash Chandra","family":"Acharya","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9250-9642","authenticated-orcid":false,"given":"Arvind","family":"Kumar Sharma","sequence":"additional","affiliation":[{"name":"Semiconductor Technology and Systems Department, Imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3276-3777","authenticated-orcid":false,"given":"Neeraj","family":"Mishra","sequence":"additional","affiliation":[{"name":"ADVISE ESAT Department, Katholieke Universiteit Leuven, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3013-3571","authenticated-orcid":false,"given":"Khoirom Johnson","family":"Singh","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5640-7342","authenticated-orcid":false,"given":"Mahipal","family":"Dargupally","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9747-8507","authenticated-orcid":false,"given":"Nayakanti Sai","family":"Shabarish","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9566-2474","authenticated-orcid":false,"given":"Ajoy","family":"Mandal","sequence":"additional","affiliation":[{"name":"EDA Group, Texas Instruments, Bengaluru, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkatraman","family":"Ramakrishnan","sequence":"additional","affiliation":[{"name":"MSP MCUs, Texas Instruments, Bengaluru, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4044-1594","authenticated-orcid":false,"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3986-3730","authenticated-orcid":false,"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.31"},{"key":"ref12","first-page":"307","article-title":"Nonlinear delay-table approach for full-chip NBTI degradation prediction","author":"bian","year":"2016","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref15","first-page":"468","article-title":"Challenges in gate level modeling for delay and SI at 65 nm and below","author":"keller","year":"2008","journal-title":"Proc 45th Annu Design Autom Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903013"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2012.2192143"},{"key":"ref11","first-page":"1","article-title":"Aadam: A fast, accurate, and versatile aging-aware cell library delay model using feed-forward neural network","author":"ebrahimipour","year":"2020","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design (ICCAD)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898082"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391591"},{"key":"ref17","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref16","author":"saurabh","year":"2017","journal-title":"Method and apparatus for efficient generation of compact waveform-based timing models"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281986"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424341"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118433"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2336511"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2861820"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2882229"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.2987946"},{"key":"ref5","first-page":"1322","article-title":"Emerging yield and reliability challenges in nanometer CMOS technologies","author":"gielen","year":"2008","journal-title":"Proc Design Autom Test Europe"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10186111\/09996090.pdf?arnumber=9996090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T18:13:41Z","timestamp":1691432021000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9996090\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":20,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2022.3231173","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}