{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:56:34Z","timestamp":1766138194599,"version":"3.37.3"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2018YFB2202004"],"award-info":[{"award-number":["2018YFB2202004"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62274106"],"award-info":[{"award-number":["62274106"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation","doi-asserted-by":"publisher","award":["1919147"],"award-info":[{"award-number":["1919147"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/tcad.2023.3238292","type":"journal-article","created":{"date-parts":[[2023,1,19]],"date-time":"2023-01-19T18:51:15Z","timestamp":1674154275000},"page":"3078-3091","source":"Crossref","is-referenced-by-count":5,"title":["CDAR-DRAM: Enabling Runtime DRAM Performance and Energy Optimization via In-Situ Charge Detection and Adaptive Data Restoration"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0736-5697","authenticated-orcid":false,"given":"Yuxuan","family":"Qin","sequence":"first","affiliation":[{"name":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9954-9025","authenticated-orcid":false,"given":"Chuxiong","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7753-644X","authenticated-orcid":false,"given":"Weifeng","family":"He","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8281-9121","authenticated-orcid":false,"given":"Yanan","family":"Sun","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9722-0979","authenticated-orcid":false,"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, School of Engineering and Applied Science, Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00051"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00032"},{"key":"ref15","first-page":"1","article-title":"Exploiting expendable process-margins in DRAMs for run-time performance optimization","author":"chandrasekar","year":"2014","journal-title":"Proc DATE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00064"},{"journal-title":"8Gb x8 x16 automotive DDR4 SDRAM","year":"2016","key":"ref16"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419168"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474184"},{"journal-title":"DDR3 SDRAM Specification","year":"2020","key":"ref50"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"journal-title":"memory scheduling championship (msc)","year":"2012","key":"ref45"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-016-0473-y"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3170235"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"journal-title":"Drampower Open-source Dram Power & Energy Estimation Tool","year":"2019","author":"chandrasekar","key":"ref41"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3366708"},{"journal-title":"SPEC CPU2006","year":"2018","key":"ref43"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196136"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"journal-title":"DRAM power model (2010)","year":"2010","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586146"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488762"},{"journal-title":"Predictive Technology Model","year":"2011","key":"ref36"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"journal-title":"16Gb 32Gb x4 x8 3DS DDR4 SDRAM","year":"2018","key":"ref2"},{"journal-title":"128Mb x32 SDRAM","year":"2001","key":"ref1"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132419"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"journal-title":"DDR3 SDRAM Specification","year":"2010","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835978"},{"journal-title":"DDR4 SDRAM Specification","year":"2012","key":"ref21"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00037"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2600538"},{"key":"ref29","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"Proc HPCA"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10225609\/10021604-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10225609\/10021604.pdf?arnumber=10021604","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T18:09:00Z","timestamp":1694455740000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10021604\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":50,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3238292","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}