{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:10:24Z","timestamp":1784905824028,"version":"3.55.0"},"reference-count":117,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1755733"],"award-info":[{"award-number":["CNS-1755733"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/tcad.2023.3240933","type":"journal-article","created":{"date-parts":[[2023,1,30]],"date-time":"2023-01-30T19:36:57Z","timestamp":1675107417000},"page":"3143-3156","source":"Crossref","is-referenced-by-count":27,"title":["Complexity Analysis of the SAT Attack on Logic Locking"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6307-8273","authenticated-orcid":false,"given":"Yadi","family":"Zhong","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4819-8728","authenticated-orcid":false,"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107629"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774729"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702288"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3444960"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00037"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697960"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9_7"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9136991"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2963094"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415668"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2981034"},{"key":"ref48","first-page":"1","article-title":"Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain","author":"zhang","year":"2017","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415667"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942100"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194580"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401458"},{"key":"ref49","article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","author":"karmakar","year":"2018","journal-title":"arXiv 1801 04961"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2893183"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"ref3","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc Usenix Security Symp"},{"key":"ref6","first-page":"76","article-title":"IC activation and user authentication for security-sensitive systems","author":"huang","year":"2008","journal-title":"Proc IEEE Int Workshop Hardw Orient Security Trust"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461760"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/HOST54066.2022.9840134"},{"key":"ref40","first-page":"405","article-title":"LUT-lock: A novel LUT-based logic obfuscation for FPGA-bitstream and ASIC-hardware protection","author":"kamali","year":"2018","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI (ISVLSI)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2968552"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287691"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3059271"},{"key":"ref30","first-page":"351","article-title":"What to lock? Functional and parametric locking","author":"yasin","year":"2017","journal-title":"Proc Great Lakes Symp VLSI"},{"key":"ref33","first-page":"19","article-title":"A humble theory and application for logic encryption","author":"zhou","year":"2017","journal-title":"Cryptology-eprint-archive"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9136983"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3053912"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951830"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2850319"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref29","first-page":"175","article-title":"CAS-lock: A security-corruptibility trade-off resilient logic locking scheme","author":"shakya","year":"2020","journal-title":"Proc IACR Trans Cryptograph Hardw Embedded Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"ref12","author":"bhunia","year":"2018","journal-title":"Hardware Security A Hands-on Learning Approach"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405767"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116197"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942047"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11824-6"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref10","author":"tehranipoor","year":"2011","journal-title":"Introduction to Hardware Security and Trust"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694985"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref19","author":"qu","year":"2007","journal-title":"Intellectual Property Protection in VLSI Designs Theory and Practice"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415669"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942049"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2940750"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643476"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287670"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-022-06028-5"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000130"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2022.3149147"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3125242"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741035"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.418-440"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474118"},{"key":"ref84","first-page":"1055","article-title":"Does logic locking work with {EDA} tools?","author":"han","year":"2021","journal-title":"Proc Usenix Security Symp"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/3442379"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/PAINE49178.2020.9337734"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359576"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3113035"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741028"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3096028"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref104","first-page":"97","article-title":"SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks","author":"azar","year":"2019","journal-title":"Proc IACR Trans Cryptograph Hardw Embedded Syst"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240857"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715163"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702267"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342086"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3050035"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref1","author":"shih","year":"2022","journal-title":"Intell’s $88 Billion European Expansion Is Part of a New Phase in the Globalization of the Semiconductor Industry"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473927"},{"key":"ref111","year":"2017","journal-title":"Synopsys Design Compiler"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586314"},{"key":"ref112","year":"2022","journal-title":"MathWorks"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586179"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"ref117","volume":"17","author":"bushnell","year":"2004","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586159"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3060345"},{"key":"ref115","volume":"32","author":"royden","year":"1988","journal-title":"Real Analysis"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300256"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1017\/9781108637435.032"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196126"},{"key":"ref113","year":"2022","journal-title":"MathWorks"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530542"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702683"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3318001"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341985"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10255327\/10032191-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10255327\/10032191.pdf?arnumber=10032191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T19:02:25Z","timestamp":1696878145000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10032191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":117,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3240933","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}