{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T08:48:13Z","timestamp":1768985293028,"version":"3.49.0"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Project \u201cICT Programme\u201d"},{"name":"European Union through the ESF"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/tcad.2023.3244879","type":"journal-article","created":{"date-parts":[[2023,2,14]],"date-time":"2023-02-14T18:59:10Z","timestamp":1676401150000},"page":"3157-3170","source":"Crossref","is-referenced-by-count":13,"title":["A Security-Aware and LUT-Based CAD Flow for the Physical Synthesis of hASICs"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8865-9402","authenticated-orcid":false,"given":"Zain Ul","family":"Abideen","sequence":"first","affiliation":[{"name":"Department of Computer Systems, Centre for Hardware Security, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6006-1938","authenticated-orcid":false,"given":"Tiago Diadami","family":"Perez","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Centre for Hardware Security, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2848-2190","authenticated-orcid":false,"given":"Mayler","family":"Martins","sequence":"additional","affiliation":[{"name":"SRG, Synopsys Inc., Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5294-0606","authenticated-orcid":false,"given":"Samuel","family":"Pagliarini","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Centre for Hardware Security, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750088"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300272"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"ref34","author":"kindgren","year":"2015","journal-title":"FPGA-based median filter"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.261"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3029339"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref31","author":"al-eryani","year":"2017","journal-title":"Floating-point unit (FPU) controller"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS52668.2021.9417065"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref33","author":"joachim","year":"2020","journal-title":"SHA-256"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300256"},{"key":"ref32","author":"carlos","year":"2014","journal-title":"FPGA-based median filter"},{"key":"ref2","year":"2021","journal-title":"Apple’s M3 chips on track for 2023 as next-gen 3nm process begins"},{"key":"ref1","year":"2022","journal-title":"2022 semiconductor sales to grow 11% after surging 25% in 2021"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317992"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref16","first-page":"1","article-title":"Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks","author":"liu","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643548"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218519"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3510421"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401458"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST53231.2021.9699758"},{"key":"ref20","first-page":"405","article-title":"LUT-lock: A novel LUT-based logic obfuscation for FPGA-bitstream and ASIC-hardware protection","author":"kamali","year":"2018","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI (ISVLSI)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3089555"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30201-8_33"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942100"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439297"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319496"},{"key":"ref43","year":"2022","journal-title":"Using Encryption and Authentication to Secure an UltraScale\/UltraScale+ FPGA Bitstream"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647772"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187500"},{"key":"ref29","year":"2021","journal-title":"Xilinx Kintex-7 FPGA KC705 Evaluation Kit"},{"key":"ref8","author":"yasin","year":"2019","journal-title":"Trustworthy Hardware Design Combinational Logic Locking Techniques"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref4","year":"2018","journal-title":"Big trouble at 3nm"},{"key":"ref3","year":"2021","journal-title":"TSMC to kick off mass production of Intel CPUs in 2H21 as Intel shifts its CPU manufacturing strategies says TrendForce"},{"key":"ref6","first-page":"471","article-title":"Threats on logic locking: A decade later","author":"azar","year":"2019","journal-title":"Proc Great Lakes Symp VLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10255327\/10044229.pdf?arnumber=10044229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T19:02:51Z","timestamp":1696878171000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10044229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":44,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3244879","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}