{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:34:58Z","timestamp":1773246898560,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074101"],"award-info":[{"award-number":["62074101"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62150710549"],"award-info":[{"award-number":["62150710549"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62220106011"],"award-info":[{"award-number":["62220106011"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Shanghai Science and Technology Commission Funding","doi-asserted-by":"publisher","award":["20ZR1435800"],"award-info":[{"award-number":["20ZR1435800"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Pudong New Area Science and Technology Development Fund; and"},{"name":"Zhangjiang Laboratory"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tcad.2023.3251741","type":"journal-article","created":{"date-parts":[[2023,3,2]],"date-time":"2023-03-02T18:24:21Z","timestamp":1677781461000},"page":"3972-3984","source":"Crossref","is-referenced-by-count":6,"title":["A Recursion and Lock Free GPU-Based Logic Rewriting Framework Exploiting Both Intranode and Internode Parallelism"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6804-702X","authenticated-orcid":false,"given":"Lin","family":"Li","sequence":"first","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China,"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2953-9742","authenticated-orcid":false,"given":"Rui","family":"Li","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China,"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4244-5916","authenticated-orcid":false,"given":"Yajun","family":"Ha","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology and the Shanghai Engineering Research Center of Energy Efficient and Custom AI IC, ShanghaiTech University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772854"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967003"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3170502"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"ref6","first-page":"1030","article-title":"Optimizing majority-inverter graphs with functional hashing","volume-title":"Proc. Des. Autom. Test Eur. Conf. Exhibit. (DATE)","author":"Soeken"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287671"},{"key":"ref9","first-page":"1","article-title":"Scalable generic logic synthesis: One approach to rule them all","volume-title":"Proc. 56th ACM\/IEEE Des. Autom. Conf. (DAC)","author":"Riener"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240861"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530462"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342108"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116467"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714776"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"ref18","first-page":"1","article-title":"RevSCA: Using reverse engineering to bring light into backward rewriting for big and dirty multipliers","volume-title":"Proc. 56th ACM\/IEEE Des. Autom. Conf. (DAC)","author":"Mahzoon"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3083682"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547898"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912944"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534924"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744806"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897704"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3047393"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3184633"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593227"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021735"},{"key":"ref30","first-page":"1","article-title":"GPU acceleration in VLSI back-end design: Overview and case studies","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Des. (ICCAD)","author":"Lin"},{"key":"ref31","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Logic Synth. (IWLS)","author":"Amar\u00f9"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10288105\/10057428.pdf?arnumber=10057428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T06:58:24Z","timestamp":1710399504000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10057428\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":31,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3251741","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}