{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T09:55:38Z","timestamp":1777974938962,"version":"3.51.4"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2047384"],"award-info":[{"award-number":["2047384"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tcad.2023.3260160","type":"journal-article","created":{"date-parts":[[2023,3,21]],"date-time":"2023-03-21T20:01:18Z","timestamp":1679428878000},"page":"3519-3531","source":"Crossref","is-referenced-by-count":2,"title":["Data-Driven Feature Selection Framework for Approximate Circuit Design"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0372-8198","authenticated-orcid":false,"given":"Bingyin","family":"Zhao","sequence":"first","affiliation":[{"name":"Holcombe Department of Electrical and Computer Engineering, Clemson University, Clemson, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ling","family":"Qiu","sequence":"additional","affiliation":[{"name":"Holcombe Department of Electrical and Computer Engineering, Clemson University, Clemson, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9413-2455","authenticated-orcid":false,"given":"Yingjie","family":"Lao","sequence":"additional","affiliation":[{"name":"Holcombe Department of Electrical and Computer Engineering, Clemson University, Clemson, SC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2016.2546224"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273520"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.974895"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2009.5336238"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2630270"},{"key":"ref11","first-page":"1","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref51","year":"0","journal-title":"Unified european applications benmark suite"},{"key":"ref50","first-page":"108","article-title":"API design for machine learning software: Experiences from the scikit-learn project","author":"buitinck","year":"2013","journal-title":"Proc ECML PKDD Workshop Lang Data Min Mach Learn"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431632"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3358182"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926980"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744863"},{"key":"ref42","first-page":"54:1","article-title":"Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis","author":"su","year":"2018","journal-title":"Proc 55th Annu Design Autom Conf"},{"key":"ref41","first-page":"89","article-title":"Advanced ordering search for multi-level approximate logic synthesis","author":"meng","year":"2019","journal-title":"Proc Int Workshop Logic Synth (IWLS)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465795"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168598"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-7138-7"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1109\/TVLSI.2004.825853","article-title":"Design of low-error fixed-width modified booth multiplier","volume":"12","author":"cho","year":"2004","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417549"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2709801"},{"key":"ref4","first-page":"701","article-title":"ApproxANN: an approximate computing framework for artificial neural network","author":"zhang","year":"2015","journal-title":"Proceedings of the 2015 Design Automation & Test in Europe Conference & Exhibition DATE '15"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406926"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937529"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927036"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s13748-016-0094-0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903012"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2859960"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.09.003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/530144a"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7516961"},{"key":"ref38","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"2010","journal-title":"Proc Conf Design Autom Test Europe"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3131850"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00078"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3149717"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915328"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351167"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2890532"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9938008"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530464"},{"key":"ref29","first-page":"1449","article-title":"A new approximate adder with low relative error and correct sign calculation","author":"hu","year":"2015","journal-title":"Proc Design Automat Test Europe Conf Exhib"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10288105\/10077732-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10288105\/10077732.pdf?arnumber=10077732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,8]],"date-time":"2023-11-08T19:03:03Z","timestamp":1699470183000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10077732\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":52,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3260160","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}