{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:42:04Z","timestamp":1773247324527,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tcad.2023.3266363","type":"journal-article","created":{"date-parts":[[2023,4,11]],"date-time":"2023-04-11T17:27:59Z","timestamp":1681234079000},"page":"4191-4204","source":"Crossref","is-referenced-by-count":9,"title":["Interleaved LDPC Decoding Scheme Improves 3-D TLC NAND Flash Memory System Performance"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3710-7536","authenticated-orcid":false,"given":"Xiaolei","family":"Yu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Jing","family":"He","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Bo","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Xianliang","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Qianhui","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9845-5649","authenticated-orcid":false,"given":"Zongliang","family":"Huo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2384-9037","authenticated-orcid":false,"given":"Tianchun","family":"Ye","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00048"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897706"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849364"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2012.6167470"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555371"},{"key":"ref11","first-page":"1","article-title":"17× reliability enhanced LDPC code with burst-error masking and high-precision LLR for highly reliable solid-state-drives with TLC NAND flash memory","author":"tokutomi","year":"2016","journal-title":"Proc IEEE Int Memory Workshop (IMW)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"ref2","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"yu","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhibit"},{"key":"ref1","first-page":"1","article-title":"Solid state devices & materials","volume":"40","author":"caimi","year":"2001","journal-title":"Jpn J Appl Phys"},{"key":"ref17","first-page":"1426","article-title":"Error-floors of LDPC codes","author":"richardson","year":"2003","journal-title":"Proc Allerton Conf Commun Control Comput"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764441"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024894"},{"key":"ref18","first-page":"125","article-title":"Access characteristic guided read and write cost regulation for performance improvement on flash memory","author":"li","year":"2016","journal-title":"Proc 14th Usenix Conf File Storage Technol"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"1242","DOI":"10.1109\/TCOMM.2004.833048","article-title":"Selective avoidance of cycles in irregular LDPC code construction","volume":"52","author":"tao","year":"2004","journal-title":"IEEE Trans Commun"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2886359"},{"key":"ref26","first-page":"152","article-title":"Characteristics & reliability of 100Å oxides","author":"baglee","year":"2007","journal-title":"Proc 22nd Int Rel Phys Symp"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/el:20040120"},{"key":"ref20","first-page":"1","article-title":"REAL: A retention error aware LDPC decoding scheme to improve NAND flash read performance","author":"zhang","year":"2017","journal-title":"Proc Mass Storage Syst Technol"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280078"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939070"},{"key":"ref28","year":"2022","journal-title":"Block I\/o Traces"},{"key":"ref27","first-page":"49","article-title":"MQsim: A framework for enabling realistic studies of modern multi-queue SSD devices","author":"tavakkol","year":"2018","journal-title":"Proc File Storage Technol"},{"key":"ref29","year":"2013","journal-title":"UMass Trace Repository"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855550"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1587\/elex.15.20180921"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"ref6","author":"cancellieri","year":"2002","journal-title":"Low-Density Parity-Check Codes"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10288105\/10098900.pdf?arnumber=10098900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,8]],"date-time":"2023-11-08T19:00:21Z","timestamp":1699470021000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10098900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3266363","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}