{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:53:03Z","timestamp":1767837183070,"version":"3.49.0"},"reference-count":65,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tcad.2023.3266368","type":"journal-article","created":{"date-parts":[[2023,4,11]],"date-time":"2023-04-11T17:27:59Z","timestamp":1681234079000},"page":"3613-3627","source":"Crossref","is-referenced-by-count":5,"title":["FSMx-Ultra: Finite State Machine Extraction From Gate-Level Netlist for Security Assessment"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9886-5509","authenticated-orcid":false,"given":"Rasheed","family":"Kibria","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000170"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/bfb0052259"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319691"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-00816-5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858392"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2994259"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962096"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271953"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2018.5186"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-1395-x"},{"key":"ref17","article-title":"Rethinking watermark: Providing proof of IP ownership in modern SoCs","author":"Anandakumar","year":"2022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.55"},{"key":"ref19","volume-title":"Method of extracting implicit sequential behavior from hardware description languages","author":"Giomi","year":"1998"},{"key":"ref20","volume-title":"Recognition of a state machine in high-level integrated circuit description language code","author":"Gilford","year":"2004"},{"key":"ref21","article-title":"OpenCores","year":"2021"},{"key":"ref22","article-title":"FreeCores","year":"2023"},{"key":"ref23","article-title":"SecWorks","year":"2023"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1515\/9781400882618-006"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1955.tb03788.x"},{"key":"ref26","volume-title":"Methods and apparatuses for automatic extraction of finite state machines","author":"McElvain","year":"2001"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537093"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.293-330"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VTS52500.2021.9794151"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50671.2022.00024"},{"key":"ref31","article-title":"Modeling sequential circuits and FSMs with verilog","year":"2022"},{"key":"ref32","first-page":"1","article-title":"Integrating reconfigurable logic in the first digital logic course","volume-title":"Proc. 9th Int. Conf. Eng. Educ.","author":"Vera"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527495"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897992"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511816239"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6155-2"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6155-2"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1137\/0204007"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(94)90047-7"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06734-6_17"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31271-2_16"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-64647-3_4"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834396"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.40"},{"key":"ref46","article-title":"NetworkX","year":"2014"},{"key":"ref47","article-title":"UART core","year":"2022"},{"key":"ref48","article-title":"XTEA cipher","year":"2021"},{"key":"ref49","volume-title":"SAYEH CPU","year":"2009"},{"key":"ref50","article-title":"CMAC cipher","year":"2020"},{"key":"ref51","article-title":"SHA-256","year":"2021"},{"key":"ref52","article-title":"SHA-512","year":"2021"},{"key":"ref53","article-title":"POLY-1305","year":"2021"},{"key":"ref54","article-title":"AES-128","year":"2021"},{"key":"ref55","article-title":"Tiny MIPS","year":"2015"},{"key":"ref56","article-title":"Smart card RSA","year":"2023"},{"key":"ref57","article-title":"USB host IP","year":"2020"},{"key":"ref58","article-title":"Memory controller IP","year":"2002"},{"key":"ref59","article-title":"YosysHQ\/picorv32","year":"2021"},{"key":"ref60","article-title":"OR1200 RISC core","year":"2015"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098131"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ATC.2013.6698210"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3046662"},{"key":"ref64","article-title":"IP reset sequencer","year":"2023"},{"key":"ref65","article-title":"Versal ACAP soft RLDRAM 3 memory controller LogiCORE IP product guide (PG354)","year":"2021"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10288105\/10098877.pdf?arnumber=10098877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,29]],"date-time":"2024-02-29T23:42:54Z","timestamp":1709250174000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10098877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":65,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3266368","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}