{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:32:43Z","timestamp":1780356763011,"version":"3.54.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2126672"],"award-info":[{"award-number":["CCF-2126672"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2144523"],"award-info":[{"award-number":["CCF-2144523"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000105","name":"CAREER","doi-asserted-by":"publisher","award":["OAC-2209957"],"award-info":[{"award-number":["OAC-2209957"]}],"id":[{"id":"10.13039\/100000105","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tcad.2023.3272274","type":"journal-article","created":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T12:24:08Z","timestamp":1683721448000},"page":"4219-4232","source":"Crossref","is-referenced-by-count":26,"title":["A GPU-Accelerated Framework for Path-Based Timing Analysis"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7318-4010","authenticated-orcid":false,"given":"Guannan","family":"Guo","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Champaign, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9768-3378","authenticated-orcid":false,"given":"Tsung-Wei","family":"Huang","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Utah, Salt Lake City, UT, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0724-5356","authenticated-orcid":false,"given":"Zizheng","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sushma","family":"Yellapragada","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Champaign, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","first-page":"1","article-title":"A general graph based pessimism reduction framework for design optimization of timing closure","author":"peng","year":"2018","journal-title":"Proc ACM\/IEEE DAC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539131"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218750"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317744"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01970-8_91"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297301"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530616"},{"key":"ref21","author":"kirk","year":"2016","journal-title":"Programming Massively Parallel Processors A Hands-on Approach"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897959"},{"key":"ref1","author":"bhasker","year":"2009","journal-title":"Static Timing Analysis for Nanometer Designs A Practical Approach"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643504"},{"key":"ref16","first-page":"721","article-title":"GPU-accelerated pathbased timing analysis","author":"guo","year":"2021","journal-title":"Proc IEEE\/ACM DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77220-0_21"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654078"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3104255"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2019.00105"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3502181.3533714"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2524566"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372664"},{"key":"ref6","year":"2023","journal-title":"EDA Vendors Should Improve The Runtime of PBA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3007319"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10288105\/10122149-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10288105\/10122149.pdf?arnumber=10122149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,8]],"date-time":"2023-11-08T19:02:59Z","timestamp":1699470179000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10122149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":24,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3272274","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}