{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T20:51:46Z","timestamp":1744231906147,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62002290","62106199","62001385"],"award-info":[{"award-number":["62002290","62106199","62001385"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Scientific Research Program funded by Shaanxi Provincial Education Department","award":["21JK0927"],"award-info":[{"award-number":["21JK0927"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tcad.2023.3274950","type":"journal-article","created":{"date-parts":[[2023,5,11]],"date-time":"2023-05-11T00:58:38Z","timestamp":1683766718000},"page":"3868-3880","source":"Crossref","is-referenced-by-count":3,"title":["A Fast FPGA Connection Router Using Prerouting-Based Parallel Local Routing Algorithm"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4783-446X","authenticated-orcid":false,"given":"Dekui","family":"Wang","sequence":"first","affiliation":[{"name":"School of Information Science and Technology, Northwest University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0706-2103","authenticated-orcid":false,"given":"Jun","family":"Feng","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, Northwest University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5765-2128","authenticated-orcid":false,"given":"Ke","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, Northwest University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8328-3736","authenticated-orcid":false,"given":"Wei","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, Northwest University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3590-2392","authenticated-orcid":false,"given":"Xingxing","family":"Hao","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, Northwest University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaodan","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, Northwest University, Xi&#x2019;an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCAD.2021.3120549"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1007\/978-3-319-71637-4"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/3373087.3375354"},{"key":"ref34","volume":"497","author":"betz","year":"2012","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"year":"2012","author":"frangieh","article-title":"A design assembly technique for FPGA back-end acceleration","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/FPL.2011.69"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2380445.2380491"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/TCAD.2022.3184281"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/TCAD.2019.2901243"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/LASCAS45839.2020.9069020"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/TCAD.2022.3188964"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/MC.2008.240"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/ASP-DAC52403.2022.9712533"},{"key":"ref2","first-page":"1","article-title":"Negotiated A* routing for FPGAs","volume":"6","author":"tessier","year":"1998","journal-title":"Proc 5th Can Workshop Field Programmable Devices"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/FCCM.2019.00017"},{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/FPT.2010.5681758"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/IAdCC.2013.6514241"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1145\/2629579"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ElConRus54750.2022.9755536"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ElConRus51938.2021.9396608"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/FCCM.2011.17"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/TCAD.2018.2887050"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/FCCM.2017.34"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/TVLSI.2012.2202326"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/2593069.2593177"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1145\/3406959"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1145\/3491236"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TPDS.2020.3035787"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/ICCAD.2015.7372558"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1016\/j.vlsi.2013.08.001"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1007\/s10766-021-00723-0"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/ICCAD.2008.4681645"},{"key":"ref8","article-title":"Parallel FPGA router using sub-gradient method and Steiner tree","author":"agrawal","year":"2018","journal-title":"arXiv 1803 03885"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCAD.2011.2165715"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TCAD.2020.3031259"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCAD.2017.2768416"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/3388617"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ElConRus51938.2021.9396608"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ASP-DAC47756.2020.9045175"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1109\/FPL.2018.00011"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10288105\/10122622.pdf?arnumber=10122622","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,8]],"date-time":"2023-11-08T19:01:45Z","timestamp":1699470105000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10122622\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":42,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3274950","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}