{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T17:30:39Z","timestamp":1778347839682,"version":"3.51.4"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tcad.2023.3293045","type":"journal-article","created":{"date-parts":[[2023,7,7]],"date-time":"2023-07-07T18:34:38Z","timestamp":1688754878000},"page":"5141-5145","source":"Crossref","is-referenced-by-count":6,"title":["Realization and Hardware Implementation of Gating Units for Long Short-Term Memory Network Using Hyperbolic Sine Functions"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2624-376X","authenticated-orcid":false,"given":"Tresa","family":"Joseph","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology Calicut, Kozhikode, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8406-1833","authenticated-orcid":false,"given":"T. S.","family":"Bindiya","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology Calicut, Kozhikode, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.physd.2019.132306"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC53125.2021.9606971"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3082941"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2871198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2999458"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971587"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mlwa.2021.100112"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00296-0_5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3004602"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10325328\/10175619.pdf?arnumber=10175619","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T13:23:28Z","timestamp":1709299408000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10175619\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":9,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3293045","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}