{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T09:06:51Z","timestamp":1775034411011,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100021171","name":"Basic and Applied Basic Research Foundation of Guangdong Province","doi-asserted-by":"publisher","award":["2022A1515110178"],"award-info":[{"award-number":["2022A1515110178"]}],"id":[{"id":"10.13039\/501100021171","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Guangzhou-HKUST (GZ) Joint Funding Scheme","award":["SL2022A03J01288"],"award-info":[{"award-number":["SL2022A03J01288"]}]},{"name":"Guangzhou Basic Research Project","award":["SL2022A04J00615"],"award-info":[{"award-number":["SL2022A04J00615"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tcad.2023.3294454","type":"journal-article","created":{"date-parts":[[2023,7,11]],"date-time":"2023-07-11T17:23:17Z","timestamp":1689096197000},"page":"5113-5126","source":"Crossref","is-referenced-by-count":2,"title":["r-map: Relating Implementation and Specification in Hardware Refinement Checking"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8380-9395","authenticated-orcid":false,"given":"Wenji","family":"Fang","sequence":"first","affiliation":[{"name":"Microelectronics Thrust, Function Hub, Hong Kong University of Science and Technology (Guangzhou), Guangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5077-8361","authenticated-orcid":false,"given":"Guangyu","family":"Hu","sequence":"additional","affiliation":[{"name":"Individualized Interdisciplinary Program, Hong Kong University of Science and Technology, Hong Kong, SAR"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4001-264X","authenticated-orcid":false,"given":"Hongce","family":"Zhang","sequence":"additional","affiliation":[{"name":"Microelectronics Thrust, Function Hub, Hong Kong University of Science and Technology (Guangzhou), Guangzhou, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560183"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.918120"},{"key":"ref3","first-page":"1","article-title":"End-to-end formal ISA verification of RISC-V processors with riscv-formal","volume-title":"Proc. RISC-V Workshop","author":"Wolf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41540-6_3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2016.7886675"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.34727\/2021\/isbn.978-3-85448-046-4_10"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3282444"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58179-0_44"},{"key":"ref10","volume-title":"Flute: RISC-V CPU, simple 5-stage in-order pipeline.","year":"2018"},{"key":"ref11","volume-title":"Ping-pong data buffer for transferring data from one data bus to another data bus","author":"Dieffenderfer","year":"1993"},{"key":"ref12","volume-title":"Verilog parser.","author":"Marshall","year":"2019"},{"key":"ref13","first-page":"1","article-title":"Yosys\u2014A free verilog synthesis suite","volume-title":"Proc. Aust. Workshop Microelectron.","author":"Wolf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-81688-9_22"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-25540-4_14"},{"key":"ref16","volume-title":"Piccolo: RISC-V CPU, simple 3-stage pipeline, for low-end applications.","year":"2018"},{"key":"ref17","article-title":"The rocket chip generator","author":"Asanovic","year":"2016"},{"key":"ref18","volume-title":"Ridecore: RISC-V dynamic execution core, an out-of-order RISC-V processor written in Verilog HDL.","year":"2016"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-45190-5_23"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18275-4_7"},{"key":"ref22","first-page":"125","article-title":"Efficient implementation of property directed reachability","volume-title":"Proc. Formal Methods Comput.-Aided Des.","author":"E\u00e9n"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.15"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.6679405"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-30820-8_2"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.38"},{"key":"ref27","first-page":"463","article-title":"RTLCheck: Verifying the memory consistency of RTL designs","volume-title":"Proc. Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Manerkar"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63475-4_1"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02658-4_32"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812320"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.208"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44798-9_33"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/40.768503"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/12.368009"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45069-6_33"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006092"},{"key":"ref37","first-page":"510","article-title":"Formal hardware\/software co-verification by interval property checking with abstraction","volume-title":"Proc. Des. Automat. Conf.","author":"Nguyen"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10325328\/10178019.pdf?arnumber=10178019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T20:26:27Z","timestamp":1710361587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10178019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":37,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3294454","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}