{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:36:47Z","timestamp":1773247007066,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020YFA0711900"],"award-info":[{"award-number":["2020YFA0711900"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020YFA0711901"],"award-info":[{"award-number":["2020YFA0711901"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090025"],"award-info":[{"award-number":["62090025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62141407"],"award-info":[{"award-number":["62141407"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974032"],"award-info":[{"award-number":["61974032"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61929102"],"award-info":[{"award-number":["61929102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tcad.2023.3296374","type":"journal-article","created":{"date-parts":[[2023,7,18]],"date-time":"2023-07-18T17:39:28Z","timestamp":1689701968000},"page":"4378-4390","source":"Crossref","is-referenced-by-count":19,"title":["Automatic Op-Amp Generation From Specification to Layout"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7721-6852","authenticated-orcid":false,"given":"Jialin","family":"Lu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0675-4711","authenticated-orcid":false,"given":"Liangbo","family":"Lei","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9111-8474","authenticated-orcid":false,"given":"Jiangli","family":"Huang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, China and Shanghai Key Laboratory of Data Science, School of Computer Science, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2015.7251338"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052861"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470410"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.372366"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4235.687879"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2001.934386"},{"key":"ref8","first-page":"44","article-title":"Topology synthesis of analog circuits based on adaptively generated building blocks","volume-title":"Proc. 45th ACM\/IEEE Des. Automat. Conf.","author":"Das"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023195"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2010.2093581"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2019.01.012"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643552"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3153437"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464833"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2256436"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218592"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586172"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2961322"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586139"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3042177"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.017"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045109"},{"key":"ref29","first-page":"152","article-title":"Layout symmetry annotation for analog circuits with graph neural networks","volume-title":"Proc. 26th Asia South Pac. Des. Automat. Conf.","author":"Gao"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.535416"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.1312.6114"},{"key":"ref32","article-title":"Semi-supervised classification with graph convolutional networks","author":"Kipf","year":"2016","journal-title":"arXiv:1609.02907"},{"key":"ref33","volume-title":"Gaussian Processes for Machine Learning","volume":"2","author":"Williams","year":"2006"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICM48031.2019.9021511"},{"key":"ref35","article-title":"D-VAE: A variational autoencoder for directed acyclic graphs","author":"Zhang","year":"2019","journal-title":"arXiv:1904.11088"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.3115\/v1\/D14-1179"},{"key":"ref37","first-page":"2323","article-title":"Junction tree variational autoencoder for molecular graph generation","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Jin"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774676"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586306"},{"key":"ref40","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2005"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2229070"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364037"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2619677"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2978515"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2022.3206892"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10325328\/10185586.pdf?arnumber=10185586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T14:44:19Z","timestamp":1709304259000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10185586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":45,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3296374","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}