{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:16:41Z","timestamp":1780636601471,"version":"3.54.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council, Taiwan","doi-asserted-by":"publisher","award":["NSTC 109-2628-E-006-012-MY3"],"award-info":[{"award-number":["NSTC 109-2628-E-006-012-MY3"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council, Taiwan","doi-asserted-by":"publisher","award":["110-2221-E-006-084-MY3"],"award-info":[{"award-number":["110-2221-E-006-084-MY3"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council, Taiwan","doi-asserted-by":"publisher","award":["112-2221-E-008-097-MY3"],"award-info":[{"award-number":["112-2221-E-008-097-MY3"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council, Taiwan","doi-asserted-by":"publisher","award":["112-2218-E-007-014"],"award-info":[{"award-number":["112-2218-E-007-014"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council, Taiwan","doi-asserted-by":"publisher","award":["110-2221-E-008-099-MY3"],"award-info":[{"award-number":["110-2221-E-008-099-MY3"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tcad.2023.3323163","type":"journal-article","created":{"date-parts":[[2023,10,12]],"date-time":"2023-10-12T17:44:13Z","timestamp":1697132653000},"page":"1580-1593","source":"Crossref","is-referenced-by-count":4,"title":["Aging-Aware Energy-Efficient Task Deployment of Heterogeneous Multicore Systems"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9616-7379","authenticated-orcid":false,"given":"Yu-Guang","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chieh-Shih","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1994-7512","authenticated-orcid":false,"given":"Ing-Chao","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zheng-Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4431-7619","authenticated-orcid":false,"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[{"name":"Chair of Electronic Design Automation, Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"ARM Big.LITTLE","year":"2023"},{"key":"ref2","volume-title":"DynamIQ","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3006571"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218586"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2627541"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942178"},{"key":"ref9","volume-title":"Intel Turbo Boost","year":"2023"},{"key":"ref10","first-page":"1","article-title":"AMD trinity APU","volume-title":"Proc. Hot Chips 24 Symp.","author":"Nussbaum"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509582"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878168"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.cor.2016.11.005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763030"},{"key":"ref17","article-title":"Experiments with Odroid-XU3 board","author":"Gensh","year":"2015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/2.62094"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2693433.2693440"},{"key":"ref22","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. Int. Symp. Microarchit.","author":"Li"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10506737\/10283861.pdf?arnumber=10283861","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:42:09Z","timestamp":1714761729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10283861\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":23,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3323163","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}