{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T11:56:04Z","timestamp":1792756564692,"version":"4.5.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2020YFA0711900"],"award-info":[{"award-number":["2020YFA0711900"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2020YFA0711901"],"award-info":[{"award-number":["2020YFA0711901"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62141407"],"award-info":[{"award-number":["62141407"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61929102"],"award-info":[{"award-number":["61929102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090025"],"award-info":[{"award-number":["62090025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["22DZ1101100"],"award-info":[{"award-number":["22DZ1101100"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/tcad.2023.3331942","type":"journal-article","created":{"date-parts":[[2023,11,10]],"date-time":"2023-11-10T19:00:15Z","timestamp":1699642815000},"page":"1206-1217","source":"Crossref","is-referenced-by-count":16,"title":["GNN-Cap: Chip-Scale Interconnect Capacitance Extraction Using Graph Neural Network"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-6431-7392","authenticated-orcid":false,"given":"Lihao","family":"Liu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems and the School of Computer Science, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems and the School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems and the School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems and the School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277193"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD52597.2021.9531300"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CESYS.2016.7889958"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/34\/6\/066001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.650"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74502"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.97624"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2224346"},{"key":"ref9","first-page":"841","article-title":"Advancements and challenges on parasitic extraction for advanced process technologies","volume-title":"Proc. 26th Asia South Pac. Des. Autom. Conf. (ASP DAC)","author":"Yu"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9136970"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218515"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCET.2019.8726919"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3142330"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3564931"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3161199"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(92)90332-7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3378173"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.aiopen.2021.01.001"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2978386"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3543853"},{"key":"ref21","first-page":"1","article-title":"Accurate operation delay prediction for FPGA HLS using graph neural networks","volume-title":"Proc. 39th Int. Conf. Comput.-Aided Design","author":"Ustun"},{"key":"ref22","first-page":"671","article-title":"Net2: A graph attention network method customized for pre-placement net length estimation","volume-title":"Proc. 26th Asia South Pac. Des. Autom. Conf.","author":"Xie"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920342"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317838"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1609.02907"},{"key":"ref26","article-title":"Fast graph representation learning with pytorch geometric","author":"Fey","year":"2019","journal-title":"arXiv:1903.02428"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10477239\/10314730.pdf?arnumber=10314730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T04:36:31Z","timestamp":1725251791000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10314730\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3331942","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}