{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:34:55Z","timestamp":1781886895600,"version":"3.54.5"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CRII-2153394"],"award-info":[{"award-number":["CRII-2153394"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/tcad.2023.3333754","type":"journal-article","created":{"date-parts":[[2023,11,16]],"date-time":"2023-11-16T19:04:41Z","timestamp":1700161481000},"page":"1065-1078","source":"Crossref","is-referenced-by-count":10,"title":["System and Design Technology Co-Optimization of SOT-MRAM for High-Performance AI Accelerator Memory System"],"prefix":"10.1109","volume":"43","author":[{"given":"Kaniz","family":"Mishty","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9820-3695","authenticated-orcid":false,"given":"Mehdi","family":"Sadi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3293883.3295710"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3051841"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3154484"},{"key":"ref5","volume-title":"NVIDIA Ampere100 GPU","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3469116.3470011"},{"key":"ref7","article-title":"Deep learning inference in Facebook data centers: Characterization, performance optimizations and hardware implications","author":"Park","year":"2018","journal-title":"arXiv:1811.09886"},{"key":"ref8","volume-title":"Stanford memory trends","author":"Wong","year":"2020"},{"key":"ref9","first-page":"1","article-title":"On-chip memory technology design space explorations for mobile deep neural network accelerators","volume-title":"Proc. Design Autom. Conf. (DAC)","author":"Li"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265042"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372068"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162774"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2019.8739466"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2510543"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2971892"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993443"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref23","volume-title":"NVDLA","year":"2023"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547701"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1103\/RevModPhys.91.035004"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1063\/1.4798288"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-018-0137-y"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3020798"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1063\/1.2012525"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074003"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1063\/1.4902443"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.15.064015"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502269"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00016"},{"key":"ref36","volume-title":"Hugging face","year":"2023"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.23919\/vlsit.2019.8776537"},{"key":"ref38","volume-title":"Synopsys","year":"2023"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3105958"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926984"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465860"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181003"},{"key":"ref44","article-title":"A SOT-MRAM-based processing-in-memory engine for highly compressed DNN implementation","author":"Yuan","year":"2019","journal-title":"arXiv:1912.05416"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IMW52921.2022.9779279"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10477239\/10319731-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10477239\/10319731.pdf?arnumber=10319731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T19:40:20Z","timestamp":1711482020000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10319731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":45,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3333754","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}