{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T14:58:15Z","timestamp":1781017095898,"version":"3.54.1"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["20019363"],"award-info":[{"award-number":["20019363"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020088","name":"Korea Semiconductor Research Consortium (KSRC) Support Program for the Development of the Future Semiconductor Device","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020088","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/tcad.2023.3337708","type":"journal-article","created":{"date-parts":[[2023,12,6]],"date-time":"2023-12-06T18:54:23Z","timestamp":1701888863000},"page":"1260-1273","source":"Crossref","is-referenced-by-count":3,"title":["A New Fail Address Memory Architecture for Cost-Effective ATE"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6868-0829","authenticated-orcid":false,"given":"Hayoung","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sooryeong","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805645"},{"key":"ref2","volume-title":"Fault Tolerent and Fault Testable Hardware Design","author":"Lala","year":"2020"},{"key":"ref3","first-page":"173","article-title":"Challenges for future system-on-chip design","volume-title":"Proc. 15th Eur. Conf. Circuit Theory Des.","author":"Hollstein"},{"key":"ref4","volume-title":"Fault Tolerance and Reliability Techniques for High Density Random Access Memories","author":"Chakraborty","year":"2002"},{"key":"ref5","volume-title":"BASIC VLSI Design","author":"Puchnell","year":"1995"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-6706-3","volume-title":"Testing Semiconductor Random Access Memories: Defects, Fault Models and Test Patterns","author":"Hamdioui","year":"2004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011170"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050104"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826578"},{"key":"ref11","volume-title":"Testing Semiconductor Memories: Theory and Practice","author":"Van De Goor","year":"1998"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510868"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022802010738"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584047"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/AQTR.2008.4588712"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1997.619398"},{"key":"ref17","volume-title":"Testing Semiconductor Memories: Theory and Practice","author":"Van De Goor","year":"1999"},{"issue":"1","key":"ref18","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"Tarr","year":"1984","journal-title":"Electronics"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586118"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.874942"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.11.0211.0378"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.13.0112.0467"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2760505"},{"key":"ref24","first-page":"97","article-title":"Memory fault diagnosis by syndrome compression","volume-title":"Proc. Conf. Design Autom. Test Eur. (DATE)","author":"Li"},{"key":"ref25","first-page":"303","article-title":"Using syndrome compression for memory built-in self-diagnosis","volume-title":"Proc. Int. Symp. VLSI Technol. Syst. Appl. (TSA)","author":"Li"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966641"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1017700"},{"issue":"4","key":"ref28","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1023\/A:1016557927479","article-title":"Diagnostic data compression techniques for embedded memories with built-in self-test","volume":"18","author":"Li","year":"2002","journal-title":"J. Electron. Test Theory Appl."},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DBT.2004.1408968"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500009"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363393"},{"key":"ref32","first-page":"337","article-title":"A BIST with diagnostic data compression for embedded RAMs","volume-title":"Proc. Int. Conf. Adv. Commun. Control Comput. Technol. (ICACCCT)","author":"Kapse"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012271530348"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994603"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/b978-012370597-6\/50013-5"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.10"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2750702"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170569"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2017.57"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/imccc.2018.00231"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/RSM52397.2021.9511602"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS51387.2021.9687791"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325273"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050655"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/66.97808"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/92.285750"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250090"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2007.4547612"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10477239\/10333070.pdf?arnumber=10333070","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T20:26:11Z","timestamp":1711484771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10333070\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":52,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3337708","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}