{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T11:34:28Z","timestamp":1763811268371,"version":"3.37.3"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["2319399","2404036","2408925"],"award-info":[{"award-number":["2319399","2404036","2408925"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tcad.2023.3344523","type":"journal-article","created":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T19:31:24Z","timestamp":1703014284000},"page":"1387-1400","source":"Crossref","is-referenced-by-count":5,"title":["PATH: Evaluation of Boolean Logic Using Path-Based In-Memory Computing Systems"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8522-4617","authenticated-orcid":false,"given":"Sven","family":"Thijssen","sequence":"first","affiliation":[{"name":"Department of Computer Science, University of Central Florida, Orlando, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0450-695X","authenticated-orcid":false,"given":"Muhammad Rashedul Haq","family":"Rashed","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumit Kumar","family":"Jha","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Florida International University, Miami, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4183-6926","authenticated-orcid":false,"given":"Rickard","family":"Ewetz","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"16","volume-title":"The Digitization of the World From Edge to Core","author":"Reinsel","year":"2018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10796-014-9492-7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MITP.2019.2963491"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2016.12.038"},{"key":"ref5","article-title":"On the opportunities and risks of foundation models","author":"Bommasani","year":"2021","journal-title":"arXiv:2108.07258"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000108"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271792"},{"key":"ref10","first-page":"1","article-title":"Multi-objective BDD optimization for RRAM circuit design","volume-title":"Proc. IEEE DDECS","author":"Shirinzadeh"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415681"},{"key":"ref13","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","volume-title":"Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)","author":"Gaillardon"},{"key":"ref14","first-page":"948","article-title":"Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs","volume-title":"Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)","author":"Shirinzadeh"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180599"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473995"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3465371"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"issue":"6","key":"ref20","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"Huai","year":"2008","journal-title":"AAPPS Bull."},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"ref22","first-page":"802","article-title":"FloatPIM: In-memory acceleration of deep neural network training with high precision","volume-title":"Proc. 46th Int. Symp. Comput. Archit.","author":"Imani"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643526"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-7487-7_7"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202204944"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3081985"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287720"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1021\/acsphotonics.2c01188"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1666-5"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3477206.3477464"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218657"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712569"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123222"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123225"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-015-9208-y"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref39","first-page":"1","article-title":"X-MANN: A crossbar based architecture for memory augmented neural networks","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Ranjan"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407647"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MDTS58049.2023.10168152"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW49815.2020.9312855"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"volume-title":"Computation of Boolean formulas using sneak paths in crossbar computing","year":"2016","author":"Rodriguez","key":"ref44"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2017.8203782"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750064"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927095"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342237"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2964671"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927093"},{"volume-title":"CUDD: CU Decision Diagram Package\u2014Release 2.4.0","year":"2012","author":"Somenzi","key":"ref54"},{"key":"ref55","volume-title":"Introduction to Graph Theory","volume":"2","author":"West","year":"2001"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/136035.136043"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.1994.629887"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"key":"ref59","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Logic Synth. (IWLS)","author":"Amar\u00fa"},{"key":"ref60","first-page":"695","article-title":"Accelerated ATPG and fault grading via testability analysis","volume-title":"Proc. IEEE Int. Symp. Circuits Syst.","author":"Brglez"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358316"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3001559"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591529"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792474"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10506737\/10365674-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10506737\/10365674.pdf?arnumber=10365674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:42:08Z","timestamp":1714761728000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10365674\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":64,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3344523","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}