{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:44:51Z","timestamp":1784645091637,"version":"3.55.0"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["IDEA HR0011-18-2-0032"],"award-info":[{"award-number":["IDEA HR0011-18-2-0032"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["RTML FA8650-20-2-7009"],"award-info":[{"award-number":["RTML FA8650-20-2-7009"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tcad.2023.3346284","type":"journal-article","created":{"date-parts":[[2023,12,22]],"date-time":"2023-12-22T19:38:18Z","timestamp":1703273898000},"page":"1552-1565","source":"Crossref","is-referenced-by-count":15,"title":["<i>Hier-RTLMP<\/i>: A Hierarchical Automatic Macro Placer for Large-Scale Complex IP Blocks"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4490-5018","authenticated-orcid":false,"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ravi","family":"Varadarajan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6669-9702","authenticated-orcid":false,"given":"Zhiang","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/AIIA.1988.13292"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/date.2003.1253755"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.859519"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870076"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907065"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISKE.2008.4731079"},{"key":"ref9","first-page":"205","article-title":"Fast multilevel floorplanning for large scale modules","volume-title":"Proc. ISCAS","author":"Hu"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(99)00015-2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00061"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160958"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585510"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/aiia.1988.13291"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391512"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118477"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-96415-3"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332401"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2008.4483941"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855971"},{"key":"ref23","article-title":"Chip placement with deep reinforcement learning","author":"Mirhoseini","year":"2020","journal-title":"arXiv:2004.10746"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065731"},{"key":"ref26","first-page":"1","article-title":"The OpenROAD project: Unleashing hardware innovation","volume-title":"Proc. GOMACTech","author":"Kahng"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317901"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942168"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2867833"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3057921"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270061"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370523"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714812"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3047724"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2611761"},{"key":"ref37","volume-title":"Tune","year":"2023"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654234"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927760"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287677"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593206"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2016.7428007"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203819"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488921"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"ref46","article-title":"Electronic design automation: Synthesis, verification, and test","volume-title":"The Morgan Kaufmann Series in Systems on Silicon","author":"Wang","year":"2009"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/318013.318030"},{"key":"ref48","volume-title":"Floorplan strategies for macro dominating blocks","year":"2014"},{"key":"ref49","volume-title":"The OpenROAD project","year":"2023"},{"key":"ref50","volume-title":"TILOS AI institute, Macroplacement repository","year":"2023"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3506731"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643449"},{"key":"ref53","volume-title":"Birds-of-a-feather session: Open-source EDA and benchmarking summit","year":"2022"},{"key":"ref54","volume-title":"Supporting the Scientific Method for the Next Generation of Innovators: DAC-Birds-of-a-Feather Presentation","author":"Junkin","year":"2022"},{"key":"ref55","volume-title":"Google research circuit training","year":"2023"},{"key":"ref56","volume-title":"BSG black-box SRAM generator repo","year":"2023"},{"key":"ref57","volume-title":"Ariane RISC-V CPU repo","year":"2023"},{"key":"ref58","volume-title":"BlackParrot repo","year":"2023"},{"key":"ref59","volume-title":"MemPool repo","year":"2023"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774725"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578923"},{"key":"ref62","volume-title":"Hier-RTLMP","year":"2023"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.03.007"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10506737\/10372220.pdf?arnumber=10372220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:42:06Z","timestamp":1714761726000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10372220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":63,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2023.3346284","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}