{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T05:07:15Z","timestamp":1745644035802,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/tcad.2024.3354685","type":"journal-article","created":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T18:31:50Z","timestamp":1705602710000},"page":"1900-1913","source":"Crossref","is-referenced-by-count":1,"title":["Blade-DA: Click-Based Asynchronous Resilient Circuit With Dynamic Delay Adjustment"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-5656-3142","authenticated-orcid":false,"given":"Chenghong","family":"Zhang","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4882-7504","authenticated-orcid":false,"given":"Dongliang","family":"Xiong","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0130-0793","authenticated-orcid":false,"given":"Xiaoxu","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Information and Electronic Engineering, Zhejiang Gongshang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5034-7171","authenticated-orcid":false,"given":"Kai","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.21"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523226"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3106245"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749423"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2821121"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2893294"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.25"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.13"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.23"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2018.8463998"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2328658"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2365878"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC49171.2020.00021"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2965073"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC49171.2020.00020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276286"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.11"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00010"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00018"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.18"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2857836"},{"year":"2017","key":"ref26","article-title":"Ibex CPU"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3068109"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2846631"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10535356\/10403962.pdf?arnumber=10403962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,21]],"date-time":"2024-05-21T04:20:52Z","timestamp":1716265252000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10403962\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":29,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3354685","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}