{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:02:38Z","timestamp":1773414158561,"version":"3.50.1"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62022006"],"award-info":[{"award-number":["62022006"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92064001"],"award-info":[{"award-number":["92064001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013314","name":"Higher Education Discipline Innovation Project","doi-asserted-by":"publisher","award":["B18001"],"award-info":[{"award-number":["B18001"]}],"id":[{"id":"10.13039\/501100013314","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tcad.2024.3358220","type":"journal-article","created":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T18:39:43Z","timestamp":1706121583000},"page":"2043-2056","source":"Crossref","is-referenced-by-count":10,"title":["CoMN: Algorithm-Hardware Co-Design Platform for Nonvolatile Memory-Based Convolutional Neural Network Accelerators"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4721-1564","authenticated-orcid":false,"given":"Lixia","family":"Han","sequence":"first","affiliation":[{"name":"School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3548-7419","authenticated-orcid":false,"given":"Renjie","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Software and Microelectronics, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3957-3144","authenticated-orcid":false,"given":"Zheng","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"}]},{"given":"Hairuo","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Software and Microelectronics, Peking University, Beijing, China"}]},{"given":"Yiyang","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7224-474X","authenticated-orcid":false,"given":"Haozhang","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3280-0099","authenticated-orcid":false,"given":"Peng","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"}]},{"given":"Xiaoyan","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6286-0423","authenticated-orcid":false,"given":"Jinfeng","family":"Kang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/530144a"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00676-9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731670"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492362"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731621"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3084997"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2021.3114407"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2885574"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0435-7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref18","volume-title":"CrossSim","author":"Plimpton","year":"2016"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3251696"},{"key":"ref21","first-page":"1","article-title":"Design guidelines of RRAM based neural-processing-unit: A joint device-circuit-algorithm analysis","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Zhang"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2020.3000185"},{"key":"ref23","first-page":"1","article-title":"Noise injection adaption: End-to-end ReRAM crossbar non-ideal effect adaption for neural network mapping","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"He"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240800"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549453"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2991575"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530476"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247676"},{"key":"ref29","first-page":"1","article-title":"A ferroelectric FET based power-efficient architecture for data-intensive computing","volume-title":"Proc. Int. Conf. Comput.-Aided Des.","author":"Long"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04484-2"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00538"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"ref33","article-title":"NoCTweak: a highly parameterizable simulator for early exploration of performance and energy of networks on-chip","author":"Tran","year":"2012"},{"issue":"1","key":"ref34","first-page":"6869","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"Hubara","year":"2018","journal-title":"J. Mach. Learn. Res."},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702401"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/aaa733"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-018-9555-8"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247977"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref40","first-page":"28","article-title":"CACTI 6.0: A tool to model large caches","volume-title":"Proc. Int. Symp. Microarchit.","volume":"27","author":"Muralimanohar"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176258"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405200"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682839"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320890"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2007.373386"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903053"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004326"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.921596"},{"key":"ref49","first-page":"240","article-title":"A 12b 11MS\/s successive approximation ADC with two comparators in 0.13 \u03bcm CMOS","volume-title":"Proc. Symp. VLSI Circuits","author":"Kang"},{"key":"ref50","first-page":"236","article-title":"A 0.92 mW 10-bit 50-MS\/s SAR ADC in 0.13 \u03bcm CMOS process","volume-title":"Proc. Symp. VLSI Circuits","author":"Liu"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2010.5617410"},{"key":"ref52","first-page":"128","article-title":"A 16-mW 8-bit 1-GS\/s subranging ADC in 55nm CMOS","volume-title":"Proc. Symp. VLSI Circuits Tech. Dig.","author":"Chung"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2011.5746276"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2012.6330696"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279419"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2340583"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2014.6946083"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2460371"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463110"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2581177"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2756036"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2774280"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902814"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2968457"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10564796\/10413506.pdf?arnumber=10413506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T19:15:12Z","timestamp":1734030912000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10413506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":64,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3358220","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}