{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:59Z","timestamp":1740132059219,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072267","62021002"],"award-info":[{"award-number":["62072267","62021002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tcad.2024.3360022","type":"journal-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T18:35:15Z","timestamp":1706726115000},"page":"2215-2228","source":"Crossref","is-referenced-by-count":0,"title":["Leveraging Datapath Propagation in IC3 for Hardware Model Checking"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6135-7308","authenticated-orcid":false,"given":"Hongyu","family":"Fan","sequence":"first","affiliation":[{"name":"School of Software, KLISS, BNRist, Tsinghua University, Beijing, China"}]},{"given":"Fei","family":"He","sequence":"additional","affiliation":[{"name":"School of Software, KLISS, BNRist, Tsinghua University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18275-4_7"},{"key":"ref2","first-page":"125","article-title":"Efficient implementation of property directed reachability","volume-title":"Proc. Formal Methods Comput.-Aided Design (FMCAD)","author":"Een"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref4","first-page":"173","article-title":"Lazy abstraction and SAT-based reachability in hardware model checking","volume-title":"Proc. Formal Methods Comput.-Aided Design (FMCAD)","author":"Vizel"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08867-9_17"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08867-9_56"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-20652-9_11"},{"article-title":"From finite to infinite: Scalable automatic verification of hardware designs and distributed protocols","year":"2021","author":"Goel","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60045-0_43"},{"volume-title":"The satisfiability modulo theories library (SMT-LIB)","year":"2016","author":"Barrett","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277186"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73368-3_52"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/10722167_15"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-45190-5_23"},{"key":"ref15","first-page":"370","article-title":"I4: Incremental inference of inductive invariants for verification of distributed protocols","volume-title":"Proc. 27th ACM Symp. Oper. Syst. Princ.","author":"Ma"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/13310.13327"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/103135.103136"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-54862-8_4"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-81688-9_22"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-37703-7_14"},{"issue":"9","key":"ref21","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/1995376.1995394","article-title":"Satisfiability modulo theories: Introduction and applications","volume":"54","author":"De Moura","year":"2011","journal-title":"Commun. ACM"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_23"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_8"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45069-6_1"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-96145-3_32"},{"volume-title":"Yosys open SYnthesis suite","year":"2023","author":"Wolf","key":"ref26"},{"article-title":"AIGER 1.9 and beyond","year":"2011","author":"Biere","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2016.7886662"},{"key":"ref29","first-page":"457","article-title":"Bounded model checking","volume-title":"Handbook of Satisfiability","volume":"185","author":"Biere","year":"2009"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45319-9_19"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63166-6_10"},{"key":"ref32","first-page":"351","article-title":"Control flow-guided SMT solving for program verification","volume-title":"Proc. 33rd ACM\/IEEE Int. Conf. Autom. Softw. Eng.","author":"Chen"},{"key":"ref33","first-page":"163","article-title":"Interference relation-guided SMT solving for multi-threaded program verification","volume-title":"Proc. 27th ACM SIGPLAN Symp. Princ. Pract. Parallel Program.","author":"Fan"},{"key":"ref34","first-page":"325","article-title":"Syntax-guided synthesis for lemma generation in hardware model checking","volume-title":"Proc. 22nd Int. Conf. Verif., Model Check., Abstract Interpret. (VMCAI)","author":"Zhang"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.3233\/sat190034"},{"key":"ref36","first-page":"97","article-title":"SAT-based procedures for temporal reasoning","volume-title":"Proc. 5th Eur. Conf. Plan.","author":"Armando"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73368-3_54"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358003"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10564796\/10418177.pdf?arnumber=10418177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T20:08:28Z","timestamp":1719346108000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10418177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":38,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3360022","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}