{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T01:12:07Z","timestamp":1768525927803,"version":"3.49.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tcad.2024.3360314","type":"journal-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T18:35:15Z","timestamp":1706726115000},"page":"2229-2233","source":"Crossref","is-referenced-by-count":1,"title":["<i>Mix &amp; Latch<\/i>: Comparison With State-of-the-Art Retiming on a RISC-V Benchmark"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-7720-8202","authenticated-orcid":false,"given":"Lorenzo","family":"Lagostina","sequence":"first","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6713-8942","authenticated-orcid":false,"given":"Filippo","family":"Minnella","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8114-250X","authenticated-orcid":false,"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Universitat Polit&#x00E8;cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1026-0178","authenticated-orcid":false,"given":"Mario R.","family":"Casu","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0884-5158","authenticated-orcid":false,"given":"Mihai T.","family":"Lazarescu","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9762-6522","authenticated-orcid":false,"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357308"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAIE.2011.6162138"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2016.7599582"},{"key":"ref5","first-page":"1","article-title":"The advantages of latch-based design under process variation","volume-title":"Proc. IWLS","author":"Hurst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329347"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3265809"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00046"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337563"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10564796\/10418169.pdf?arnumber=10418169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T20:07:45Z","timestamp":1719346065000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10418169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":12,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3360314","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}