{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T18:44:58Z","timestamp":1764701098253,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Grant from the Intel Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tcad.2024.3362598","type":"journal-article","created":{"date-parts":[[2024,2,5]],"date-time":"2024-02-05T18:38:49Z","timestamp":1707158329000},"page":"2191-2204","source":"Crossref","is-referenced-by-count":2,"title":["AutoModel: Automatic Synthesis of Models From Communication Traces of SoC Designs"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0174-8822","authenticated-orcid":false,"given":"Md Rubel","family":"Ahmed","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2055-349X","authenticated-orcid":false,"given":"Bardia","family":"Nadimi","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8627-0591","authenticated-orcid":false,"given":"Hao","family":"Zheng","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MDT.2007.54"},{"issue":"11","key":"ref2","first-page":"1570","article-title":"Post silicon functional validation from an industrial perspective","volume":"15","author":"Manikandan","year":"2013","journal-title":"Middle East J. Sci. Res."},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2593069.2596692"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/DAC.2018.8465839"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/1134285.1134325"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1007\/s10836-013-5403-y"},{"key":"ref7","first-page":"1","article-title":"Learning temporal specifications from imperfect traces using Bayesian inference","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Mrowca"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DAC18072.2020.9218613"},{"key":"ref9","first-page":"267","article-title":"Leveraging existing instrumentation to automatically infer invariantconstrained models","volume-title":"Proc. 13th Eur. Conf. Found. Softw. Eng.","author":"Beschastnikh"},{"key":"ref10","first-page":"755","article-title":"Scalable specification mining for verification and diagnosis","volume-title":"Proc. 47th Design Autom. Conf.","author":"Li"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCAD.2013.2241176"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/VLSI-SoC.2015.7314424"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.7873\/DATE.2015.0110"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/3061639.3062206"},{"key":"ref15","first-page":"4","article-title":"Mining specifications","volume-title":"Proc. POPL","author":"Ammons"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ASPDAC.2010.5419813"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISQED51717.2021.9424306"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TCAD.2022.3179307"},{"issue":"1","key":"ref19","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1145\/1047659.1040314","article-title":"Synthesis of interface specifications for java classes","volume":"40","author":"Alur","year":"2005","journal-title":"SIGPLAN Not."},{"issue":"4","key":"ref20","doi-asserted-by":"crossref","first-page":"825","DOI":"10.1007\/s10664-012-9222-z","article-title":"Software model synthesis using satisfiability solvers","volume":"18","author":"Heule","year":"2013","journal-title":"Empir. Softw. Eng."},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1007\/BFb0054059"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ICMLA.2011.166"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/ISQED48828.2020.9137001"},{"issue":"2","key":"ref24","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"Binkert","year":"2011","journal-title":"SIGARCH Comput. Archit. News"},{"volume-title":"Gem5: Packet class reference","year":"2023","key":"ref25"},{"key":"ref26","first-page":"106","article-title":"Deep specification mining","volume-title":"Proc. 27th ACM SIGSOFT Int. Symp. Softw. Test. Anal.","author":"Le"},{"key":"ref27","first-page":"613","article-title":"Mining program workflow from interleaved traces","volume-title":"Proc. 16th ACM SIGKDD Int. Conf. Knowl. Disc. Data Min.","author":"Lou"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/WCRE.2006.47"},{"volume-title":"The Z3 theorem prover","year":"2023","key":"ref29"},{"volume-title":"Model-synthesis","year":"2023","key":"ref30"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/ISVLSI51109.2021.00017"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/ICCD53106.2021.00082"},{"volume-title":"Memory system in gem5","year":"2023","key":"ref33"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10564796\/10422744.pdf?arnumber=10422744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T20:08:00Z","timestamp":1719346080000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10422744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":33,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3362598","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}