{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:18:59Z","timestamp":1771697939746,"version":"3.50.1"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1109\/tcad.2024.3367235","type":"journal-article","created":{"date-parts":[[2024,2,19]],"date-time":"2024-02-19T20:09:01Z","timestamp":1708373341000},"page":"2263-2276","source":"Crossref","is-referenced-by-count":2,"title":["3D-TemPo: Optimizing 3-D DRAM Performance Under Temperature and Power Constraints"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3013-5128","authenticated-orcid":false,"given":"Shailja","family":"Pandey","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-3056-5285","authenticated-orcid":false,"given":"Sayam","family":"Sethi","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2508-7531","authenticated-orcid":false,"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering and the Khosla School of IT, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"JEDEC Standard High Bandwidth Memory DRAM (HBM3): JESD238","year":"2022"},{"key":"ref2","volume-title":"Micron Hybrid Memory Cube\u2014HMC Gen","year":"2018"},{"key":"ref3","volume-title":"Powerful Hardware and a Strong Software Ecosystem Help Layerscape Excel at AI","author":"Byrne","year":"2018"},{"key":"ref4","volume-title":"Intel\u24c7 Xeon\u24c7 Max Series CPUs","year":"2022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref7","first-page":"1084","article-title":"Thermal-aware dynamic page allocation policy by future access patterns for hybrid memory cube (HMC)","volume-title":"Proc. Des., Autom. Test Eur. Conf. Exhib.","author":"Lo"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00060"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365862"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2420315"},{"key":"ref11","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","volume-title":"Proc. 38th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Esmaeilzadeh"},{"key":"ref12","first-page":"1131","article-title":"Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse","volume-title":"Proc. DAC Des. Autom. Conf.","author":"Taylor"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2018.8297306"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3419468"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.27"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090876"},{"key":"ref19","first-page":"374","article-title":"Reducing memory interference in multicore systems via application-aware memory channel partitioning","volume-title":"Proc. IEEE\/ACM Int Symp. Microarchit.","author":"Muralidhara"},{"key":"ref20","first-page":"648","article-title":"Optimizing energy efficiency of 3-D multicore systems with stacked dram under power and thermal constraints","volume-title":"Proc. Des. Autom. Conf.","author":"Meng"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750397"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2512457"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657041"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.119"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744916"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2016.7905507"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2567658"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2420664"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2770163"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1036"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3157685"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2017.1492"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039401"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875986"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00083"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2935446"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1016\/j.micpro.2016.03.006","article-title":"A pareto-optimal runtime power budgeting scheme for many-core systems","volume":"46","author":"Wang","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898031"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593151"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2683487"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.7873\/date.2015.0724"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763053"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3223046"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382159"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382159"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2927528"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925793"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197698"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3630012"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2409847"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3532185"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10604458\/10439997.pdf?arnumber=10439997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T22:35:30Z","timestamp":1733956530000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10439997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":57,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3367235","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,8]]}}}