{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T06:37:32Z","timestamp":1773470252696,"version":"3.50.1"},"reference-count":59,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Hong Kong Research Grants Council General Research Fund","award":["16213521"],"award-info":[{"award-number":["16213521"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1109\/tcad.2024.3373357","type":"journal-article","created":{"date-parts":[[2024,3,7]],"date-time":"2024-03-07T19:18:02Z","timestamp":1709839082000},"page":"2769-2782","source":"Crossref","is-referenced-by-count":6,"title":["AMF-Placer 2.0: Open-Source Timing-Driven Analytical Mixed-Size Placer for Large-Scale Heterogeneous FPGA"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0390-2320","authenticated-orcid":false,"given":"Tingyuan","family":"Liang","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6016-4742","authenticated-orcid":false,"given":"Gengjie","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8211-2812","authenticated-orcid":false,"given":"Jieru","family":"Zhao","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4532-2017","authenticated-orcid":false,"given":"Sharad","family":"Sinha","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Goa, Ponda, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7622-6714","authenticated-orcid":false,"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"UG974: Ultrascale Architecture Libraries Guide","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"ref3","volume-title":"Field programmable gate arrays using semi-hard multicell macros","author":"Fuller","year":"1998"},{"key":"ref4","volume-title":"UG904: Vivado Design Suite User Guide: Implementation","year":"2022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/996566.1142989"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001421"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3174849"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980085"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203821"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280116"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942075"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038241"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774725"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715016"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735048"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744867"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2858793"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697947"},{"key":"ref24","first-page":"1","article-title":"INVITED: Toward an open-source digital flow: First learnings from the openroad project","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Ajayi"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2942001"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3447045"},{"key":"ref27","volume-title":"Path-based timing driven placement using iterative pseudo netlist changes","author":"Trombley","year":"2022"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744903"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036682"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218699"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474054"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3501802"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643574"},{"key":"ref34","volume-title":"UG574: Ultrascale architecture configurable logic block","year":"2017"},{"key":"ref35","volume-title":"UG573: Ultrascale architecture memory resources","year":"2021"},{"key":"ref36","volume-title":"UG579: Ultrascale architecture DSP slice","year":"2020"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2877017"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(99)00002-4"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09766-4_93"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968892"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00028"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3491236"},{"key":"ref44","first-page":"1","article-title":"A flat timing-driven placement flow for modern FPGAs","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Martin"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"ref46","volume-title":"The Eigen 3 c++ library","author":"Guennebaud","year":"2010"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3120070"},{"key":"ref49","volume-title":"Spoonn: FPGA-based neural network inference library","author":"Kara","year":"2018"},{"key":"ref50","article-title":"End-to-end memory networks","author":"Sukhbaatar","year":"2015","journal-title":"arXiv:1503.08895"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927210"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872414"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00027"},{"key":"ref54","article-title":"Open tiled manycore system-on-chip","author":"Wallentowitz","year":"2013","journal-title":"arXiv:1304.5081"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW52791.2021.00026"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1994.204104"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643441"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3506723"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10643378\/10459236.pdf?arnumber=10459236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T04:00:56Z","timestamp":1725163256000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10459236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9]]},"references-count":59,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3373357","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9]]}}}