{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T00:15:21Z","timestamp":1781309721335,"version":"3.54.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2223046"],"award-info":[{"award-number":["2223046"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1109\/tcad.2024.3376596","type":"journal-article","created":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T19:13:02Z","timestamp":1710357182000},"page":"2825-2838","source":"Crossref","is-referenced-by-count":1,"title":["System-on-Chip Information Flow Validation Under Asynchronous Resets"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-7533-376X","authenticated-orcid":false,"given":"Samit S.","family":"Miftah","sequence":"first","affiliation":[{"name":"ECE Department, University of Texas at Dallas, Richardson, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kshitij","family":"Raj","sequence":"additional","affiliation":[{"name":"ECE Department, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5787-0101","authenticated-orcid":false,"given":"Xingyu","family":"Meng","sequence":"additional","affiliation":[{"name":"ECE Department, University of Texas at Dallas, Richardson, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8671-5052","authenticated-orcid":false,"given":"Sandip","family":"Ray","sequence":"additional","affiliation":[{"name":"ECE Department, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6431-7512","authenticated-orcid":false,"given":"Kanad","family":"Basu","sequence":"additional","affiliation":[{"name":"ECE Department, University of Texas at Dallas, Richardson, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2735383"},{"issue":"7","key":"ref2","first-page":"1","article-title":"Reset logic verification of an IOD at system on chip level using GateSim","volume":"8","author":"Maidhili","year":"2020","journal-title":"Int. J."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00071"},{"key":"ref4","first-page":"213","article-title":"{HardFails}: Insights into {software-exploitable} hardware bugs","volume-title":"Proc. 28th USENIX Security Symp. (USENIX Security)","author":"Dessouky"},{"key":"ref5","first-page":"1","article-title":"Addressing the challenges of reset verification in SoC designs","volume-title":"Proc. Design Verificat. Conf. (DVCon)","author":"Kwok"},{"key":"ref6","first-page":"3219","article-title":"{TheHuzz}: Instruction fuzzing of processors using {golden-reference} models for finding {software-exploitable} vulnerabilities","volume-title":"Proc. 31st USENIX Security Symp. (USENIX Security)","author":"Kande"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342260"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022885523034"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927266"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203467"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS50664.2020.9224763"},{"key":"ref13","volume-title":"HACKDAC\/Hackdac_2018_beta: The SoC used for the beta phase of hack@dac 2018","year":"2018"},{"key":"ref14","first-page":"1","article-title":"Multi-domain verification: When clock, power and reset domains collide","volume-title":"Proc. Design Verificat. Conf., DVCon","author":"Yeung"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-30596-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694372"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993512"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.49"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/318774.318939"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231062"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927268"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63165-8_199"},{"key":"ref23","article-title":"Implementation of symbolic model checking for probabilistic systems","author":"Parker","year":"2003"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20398-5_12"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/11901914_4"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/11817963_23"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71209-1_9"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1359-2"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1095430.1081750"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145844"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691136"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.7035521"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2255127"},{"key":"ref34","article-title":"Next-generation power aware CDC verification\u2013what have we learned?","volume-title":"Proc. Des. Verificat. Conf. Exhibit. United States","author":"Takara"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.25080\/TCWV9851"},{"key":"ref36","volume-title":"SymbiYosys: A front-end driver for Yosys-based formal verification","year":"2024"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref38","volume-title":"The rocket chip generator","author":"Asanovi\u0107","year":"2016"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586291"},{"key":"ref40","volume-title":"Jasper RTL Apps|Cadence-Cadence Design Systems","year":"2024"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10643378\/10472314-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10643378\/10472314.pdf?arnumber=10472314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T04:07:06Z","timestamp":1725163626000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10472314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9]]},"references-count":40,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3376596","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9]]}}}