{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T10:41:01Z","timestamp":1779878461234,"version":"3.53.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Foundation","award":["CNS\u20141822848"],"award-info":[{"award-number":["CNS\u20141822848"]}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-20-9-0043"],"award-info":[{"award-number":["HR0011-20-9-0043"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["M2102069"],"award-info":[{"award-number":["M2102069"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Automatic Implementation of Secure Silicon (AISS) Program [8] and the Structured Array Hardware for Automatically Realized Applications (SAHARA) Program [9]"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1109\/tcad.2024.3387873","type":"journal-article","created":{"date-parts":[[2024,4,16]],"date-time":"2024-04-16T17:21:14Z","timestamp":1713288074000},"page":"2888-2901","source":"Crossref","is-referenced-by-count":5,"title":["STATION: State Encoding-Based Attack-Resilient Sequential Obfuscation"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2998-3800","authenticated-orcid":false,"given":"Zhaokun","family":"Han","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Texas A&M University at College Station, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9450-1329","authenticated-orcid":false,"given":"Aneesh","family":"Dixit","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Texas A&M University at College Station, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8975-2414","authenticated-orcid":false,"given":"Satwik","family":"Patnaik","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Texas A&M University at College Station, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3687-3746","authenticated-orcid":false,"given":"Jeyavijayan","family":"Rajendran","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Texas A&M University at College Station, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.51593\/20190016"},{"key":"ref2","volume-title":"Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing","author":"Baukus","year":"2012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750088"},{"key":"ref4","first-page":"495","article-title":"Securing computer hardware using 3-D integrated circuit (IC) technology and split manufacturing for obfuscation","volume-title":"Proc. USENIX Secur. Symp.","author":"Imeson"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref8","volume-title":"Automatic Implementation of Secure Silicon","year":"2020"},{"key":"ref9","volume-title":"Structured Array Hardware for Automatically Realized Applications","year":"2021"},{"key":"ref10","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","volume-title":"Proc. USENIX Secur. Symp.","author":"Alkabani"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2459976.2459985"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.90"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref15","first-page":"1","article-title":"Full-Lock: Hard distributions of SAT instances for obfuscating circuits using fully configurable logic and routing blocks","volume-title":"Proc. IEEE\/ACM Design Autom. Conf. (DAC)","author":"Kamali"},{"key":"ref16","first-page":"1","article-title":"InterLock: An intercorrelated logic and routing locking","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Kamali"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"ref19","first-page":"1055","article-title":"Does logic locking work with EDA tools?","volume-title":"Proc. USENIX Secur. Symp.","author":"Han"},{"key":"ref20","first-page":"1","article-title":"NNgSAT: Neural network guided sat attack on logic locked complex structures","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Azar"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-15334-2_2"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180480"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774729"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774649"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702267"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.293-330"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.309-336"},{"key":"ref30","first-page":"153","article-title":"SCRAMBLE: The state, connectivity and routing augmentation model for muilding logic encryption","volume-title":"Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI)","author":"Kamali"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2994259"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937990"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702288"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2944586"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046226"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2850319"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3125242"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"ref41","article-title":"Benchmarking at the frontier of hardware security: Lessons from logic locking","author":"Tan","year":"2020","journal-title":"arXiv:2006.06806"},{"key":"ref42","volume-title":"Design Compiler NXT","year":"2"},{"key":"ref43","volume-title":"Genus Synthesis Solution","year":"2024"},{"key":"ref44","volume-title":"Precision RTL","year":"2024"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-3649-2"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref47","volume-title":"NEOS","author":"Shamsi","year":"2024"},{"key":"ref48","volume-title":"Kiss to Verilog FSM converter","author":"Pruteanu","year":"2021"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513115"},{"key":"ref50","volume-title":"SIS: UNIVR logic synthesis software","author":"Iervasi","year":"2024"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3029133"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10684348\/10502250-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10684348\/10502250.pdf?arnumber=10502250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T17:25:32Z","timestamp":1726853132000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10502250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10]]},"references-count":51,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3387873","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10]]}}}