{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,23]],"date-time":"2025-12-23T10:37:46Z","timestamp":1766486266182,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF-2008144"],"award-info":[{"award-number":["NSF-2008144"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF CAREER Award","award":["NSF-2047176"],"award-info":[{"award-number":["NSF-2047176"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tcad.2024.3397052","type":"journal-article","created":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T17:32:23Z","timestamp":1715016743000},"page":"4666-4675","source":"Crossref","is-referenced-by-count":9,"title":["DAG-Aware Synthesis Orchestration"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1144-7401","authenticated-orcid":false,"given":"Yingjie","family":"Li","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9669-2561","authenticated-orcid":false,"given":"Mingju","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"Design Automation Research Group, NVIDIA Research, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8840-1540","authenticated-orcid":false,"given":"Cunxi","family":"Yu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382541"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351885"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"volume-title":"ABC: A system for sequential synthesis and verification","year":"2007","author":"Mishchenko","key":"ref5"},{"key":"ref6","first-page":"1","article-title":"Flowtune: Practical multi-armed bandits in boolean optimization","volume-title":"Proc. Int. Conf. Comput. Aided Design (ICCAD)","author":"Yu"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465913"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473972"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3183547"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"article-title":"FRAIGs: A unifying representation for logic synthesis and verification","year":"2005","author":"Mishchenko","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898000"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2664059"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s12095-018-0297-2"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712526"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196111"},{"key":"ref18","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proc. IWLS","volume":"6","author":"Alan Mishchenko"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805857"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref22","article-title":"The EPFL logic synthesis libraries","author":"Soeken","year":"2018","journal-title":"arXiv:1805.05121"},{"key":"ref23","first-page":"1105","article-title":"OpenROAD: Toward a self-driving, open-source digital layout implementation tool chain","volume-title":"Proc. GOMACTECH","author":"Ajayi"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045559"},{"volume-title":"Yosys open synthesis suite","year":"2016","author":"Wolf","key":"ref25"},{"key":"ref26","first-page":"1","article-title":"Nangate 45-nm open cell library","volume-title":"CDNLive, EMEA","author":"Knudsen"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10762795\/10520719-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10762795\/10520719.pdf?arnumber=10520719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T19:15:25Z","timestamp":1734030925000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10520719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":26,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3397052","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}