{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:36:04Z","timestamp":1747809364932,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"DARPA IDEA program"},{"name":"ALIGN Project, SPAWAR","award":["N660011824048"],"award-info":[{"award-number":["N660011824048"]}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2810.083"],"award-info":[{"award-number":["2810.083"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tcad.2024.3402988","type":"journal-article","created":{"date-parts":[[2024,5,22]],"date-time":"2024-05-22T17:39:37Z","timestamp":1716399577000},"page":"4373-4385","source":"Crossref","is-referenced-by-count":1,"title":["Constructive Place-and-Route for FinFET-Based Transistor Arrays in Analog Circuits Under Nonlinear Gradients"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9250-9642","authenticated-orcid":false,"given":"Arvind K.","family":"Sharma","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meghna","family":"Madhusudan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven M.","family":"Burns","sequence":"additional","affiliation":[{"name":"Circuit Research Lab, Intel Labs, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soner","family":"Yaldiz","sequence":"additional","affiliation":[{"name":"Circuit Research Lab, Intel Labs, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2532-7347","authenticated-orcid":false,"given":"Parijat","family":"Mukherjee","sequence":"additional","affiliation":[{"name":"Circuit Research Lab, Intel Labs, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7691-566X","authenticated-orcid":false,"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5353-2364","authenticated-orcid":false,"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Variability modeling and statistical parameter extraction for CMOS devices","year":"2015","author":"Qian","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/38.773959"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-8614-3_15"},{"volume-title":"The Art of Analog Layout","year":"2001","author":"Hastings","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712576"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2138250"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref9","first-page":"77","article-title":"INVITED: ALIGN: Open-source analog layout automation from the ground up","volume-title":"Proc. ACM\/IEEE Design Autom. Conf.","author":"Kunal"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3042177"},{"key":"ref11","first-page":"576","article-title":"Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio","volume-title":"Proc. Design, Autom. Test Eur.","author":"Dessouky"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2204993"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511146"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2687980"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2561970"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2017.7981584"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097308"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465258"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2856031"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774640"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465715"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643532"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC59256.2023.10268572"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/16.121683"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011237602078"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617407"},{"key":"ref27","first-page":"T114","article-title":"Layout-induced stress effects in 14 and 10 nm FinFETs and their impact on performance","volume-title":"Proc. IEEE Int. Symp. VLSI Technol.","author":"Bardon"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815371"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249396"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320869"},{"key":"ref31","first-page":"T70","article-title":"10-nm high performance mobile SoC design and technology co-developed for performance, power, and area scaling","volume-title":"Proc. IEEE Int. Symp. VLSI Circuits","author":"Yang"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357060"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474244"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10762795\/10536930-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/10762795\/10536930.pdf?arnumber=10536930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T00:21:14Z","timestamp":1732666874000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10536930\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":33,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3402988","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}