{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T11:56:15Z","timestamp":1792756575791,"version":"4.5.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62372270"],"award-info":[{"award-number":["62372270"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tcad.2024.3419048","type":"journal-article","created":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T20:07:48Z","timestamp":1719346068000},"page":"144-156","source":"Crossref","is-referenced-by-count":2,"title":["CoaCAD: Correlation-Assisted Computer-Aided Design for Nonvolatile FPGAs"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1189-7787","authenticated-orcid":false,"given":"Mengying","family":"Zhao","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Jinan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1382-4515","authenticated-orcid":false,"given":"Yuqing","family":"Xiong","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Jinan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Jinan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huichuan","family":"Zheng","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Jinan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6835-5981","authenticated-orcid":false,"given":"Dongxiao","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Jinan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9526-6634","authenticated-orcid":false,"given":"Zhaoyan","family":"Shen","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Jinan, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2822862"},{"issue":"2","key":"ref2","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1016\/j.hcc.2023.100124","article-title":"A review on offloading in fog-based Internet of Things: Architecture, machine learning approaches, and open issues","volume":"3","author":"Lone","year":"2023","journal-title":"High-Confidence Comput."},{"issue":"2","key":"ref3","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1016\/j.hcc.2023.100114","article-title":"A survey on security analysis of machine learning-oriented hardware and software intellectual property","volume":"3","author":"Tauhid","year":"2023","journal-title":"High-Confidence Comput."},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681636"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2998779"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102532"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317881"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247963"},{"key":"ref12","article-title":"Architectures and algorithms for field-programmable gate arrays with embedded memory","author":"Wilton","year":"1997"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3400885"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000461"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857261"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428038"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294013"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062198"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/330855.330988"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3109863"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878180"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3120549"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3188964"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IAdCC.2013.6514241"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3031259"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3184281"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712533"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045175"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2768416"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00017"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ElConRus54750.2022.9755536"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3551901.3556492"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10814105\/10571563.pdf?arnumber=10571563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,14]],"date-time":"2025-01-14T19:53:11Z","timestamp":1736884391000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10571563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":37,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3419048","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}