{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:47:49Z","timestamp":1774687669072,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100013101","name":"Hong Kong Research Grants Council ECS","doi-asserted-by":"publisher","award":["26208723"],"award-info":[{"award-number":["26208723"]}],"id":[{"id":"10.13039\/100013101","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304192"],"award-info":[{"award-number":["62304192"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tcad.2024.3420904","type":"journal-article","created":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T17:41:08Z","timestamp":1719855668000},"page":"200-213","source":"Crossref","is-referenced-by-count":8,"title":["Transferable Presynthesis PPA Estimation for RTL Designs With Data Augmentation Techniques"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8380-9395","authenticated-orcid":false,"given":"Wenji","family":"Fang","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, SAR"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3230-7786","authenticated-orcid":false,"given":"Yao","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, SAR"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0057-7844","authenticated-orcid":false,"given":"Shang","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, SAR"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4749-2141","authenticated-orcid":false,"given":"Qijun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, SAR"}]},{"given":"Ceyu","family":"Xu","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Electrical and Computer Engineering, Duke University, Durham, NC, USA"}]},{"given":"Lisa","family":"Wu Wills","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Electrical and Computer Engineering, Duke University, Durham, NC, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4001-264X","authenticated-orcid":false,"given":"Hongce","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, SAR"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, SAR"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3124762"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045201"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643564"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430638"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196026"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480064"},{"key":"ref8","first-page":"1","article-title":"PRIMAL: Power inference using machine learning","volume-title":"Proc. 56th Annu. Design Autom. Conf. (DAC)","author":"Zhou"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358322"},{"key":"ref10","first-page":"1","article-title":"DEEP: Developing extremely efficient runtime on-chip power meters","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Xie"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059105"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643533"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643508"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530408"},{"key":"ref15","first-page":"1","article-title":"Accurate operation delay prediction for FPGA HLS using graph neural networks","volume-title":"Proc. Int. Conf. Comput.-Aided Design (ICCAD)","author":"Ustun"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323665"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS53631.2021.9599868"},{"key":"ref19","first-page":"1","article-title":"Applying GNNs to timing estimation at RTL: (Invited paper)","volume-title":"Proc. 41st IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Lopera"},{"key":"ref20","first-page":"530","article-title":"Read your circuit: Leveraging word embedding to guide logic optimization","volume-title":"Proc. 26th Asia South Pac. Design Autom. Conf.","author":"Neto"},{"key":"ref21","first-page":"1","article-title":"How good is your Verilog RTL code? A quick answer from machine learning","volume-title":"Proc. 41st IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Sengupta"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527444"},{"key":"ref23","article-title":"ChipGPT: How far are we from natural language hardware design","author":"Chang","year":"2023","journal-title":"arXiv:2305.14019"},{"key":"ref24","article-title":"AutoChip: Automating HDL generation using LLM feedback","author":"Thakur","year":"2024","journal-title":"arXiv:2311.04887"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/mlcad58807.2023.10299874"},{"key":"ref26","article-title":"ChipNeMo: Domain-adapted LLMs for chip design","author":"Liu","year":"2024","journal-title":"arXiv:2311.00176"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"ref28","article-title":"RTLLM: An open-source benchmark for design RTL generation with large language model","author":"Lu","year":"2023","journal-title":"arXiv:2308.05345"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323812"},{"key":"ref30","first-page":"97","article-title":"Yosys-a free Verilog synthesis suite","volume-title":"Proc. 21st Austrian Workshop Microelectron. (Austrochip)","author":"Wolf"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323951"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3149977"},{"key":"ref33","first-page":"1","article-title":"Machine learning-based pre-routing timing prediction with reduced pessimism","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Barboza"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530597"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.29172\/7c2a6982-6d72-4cd8-bba6-2fccb06a7011"},{"key":"ref36","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2015"},{"key":"ref37","first-page":"1","article-title":"Efficient graph generation with graph recurrent attention networks","volume-title":"Proc. 33rd Adv. Neural Inf. Process. Syst. (NeurIPS)","author":"Liao"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref40","first-page":"1","article-title":"IWLS 2005 benchmarks","volume-title":"Proc. Int. Workshop Logic Synthesis (IWLS)","author":"Albrecht"},{"key":"ref41","volume-title":"VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation","year":"2022"},{"key":"ref42","volume-title":"NVIDIA Deep Learning Accelerator","year":"2018"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref44","volume-title":"NanGate 45nm open cell library.","year":"2011"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10814105\/10577671.pdf?arnumber=10577671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,14]],"date-time":"2025-01-14T19:53:03Z","timestamp":1736884383000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10577671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3420904","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}