{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T07:52:14Z","timestamp":1768722734402,"version":"3.49.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"K-CHIPS","award":["RS-2023-00301703"],"award-info":[{"award-number":["RS-2023-00301703"]}]},{"name":"K-CHIPS","award":["23045-15TC"],"award-info":[{"award-number":["23045-15TC"]}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry & Energy","doi-asserted-by":"publisher","award":["1415188224"],"award-info":[{"award-number":["1415188224"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tcad.2024.3424730","type":"journal-article","created":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T17:17:26Z","timestamp":1720199846000},"page":"345-356","source":"Crossref","is-referenced-by-count":1,"title":["PETRA: Powerful Early Termination-Based Redundancy Analysis"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0732-4716","authenticated-orcid":false,"given":"Youngkwang","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyojun","family":"Yun","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Younwoo","family":"Yoo","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2403031"},{"issue":"1","key":"ref2","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"Tarr","year":"1984","journal-title":"Electronics"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.11.0211.0378"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.13.0112.0467"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2760505"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICMLA52953.2021.00080"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC56007.2022.10031485"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2920999"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC53507.2021.9613980"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/I2CT57861.2023.10126119"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.4153\/CJM-1958-052-0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2003.09.003"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/(sici)1097-0118(200003)33:3<138::aid-jgt2>3.3.co;2-b"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1137\/0202019"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/321694.321699"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/0898-1221(81)90008-0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325273"},{"key":"ref22","volume-title":"DDR4 SDRAM","year":"2021"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10814105\/10587206.pdf?arnumber=10587206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,25]],"date-time":"2024-12-25T06:32:23Z","timestamp":1735108343000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10587206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3424730","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}