{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,12]],"date-time":"2026-10-12T11:26:11Z","timestamp":1791804371695,"version":"4.3.4"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"PRISM, one of seven centers in JUMP 2.0 (an SRC Program sponsored by DARPA), SRC Global Research Collaboration (GRC) Grant"},{"name":"NSF","award":["2112167"],"award-info":[{"award-number":["2112167"]}]},{"name":"NSF","award":["2003279"],"award-info":[{"award-number":["2003279"]}]},{"name":"NSF","award":["2100237"],"award-info":[{"award-number":["2100237"]}]},{"name":"NSF","award":["2112665"],"award-info":[{"award-number":["2112665"]}]},{"name":"NSF","award":["2052809"],"award-info":[{"award-number":["2052809"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tcad.2024.3426308","type":"journal-article","created":{"date-parts":[[2024,7,10]],"date-time":"2024-07-10T13:31:03Z","timestamp":1720618263000},"page":"130-143","source":"Crossref","is-referenced-by-count":3,"title":["Fast-OverlaPIM: A Fast Overlap-Driven Mapping Framework for Processing In-Memory Neural Network Acceleration"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-0967-3582","authenticated-orcid":false,"given":"Xuan","family":"Wang","sequence":"first","affiliation":[{"name":"Department Computer Science and Engineering, University of California San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5523-7270","authenticated-orcid":false,"given":"Minxuan","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department Computer Science and Engineering, University of California San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6954-997X","authenticated-orcid":false,"given":"Tajana","family":"Rosing","sequence":"additional","affiliation":[{"name":"Department Computer Science and Engineering, University of California San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Touch and go: Learning from human-collected vision and touch","author":"Yang","year":"2022","journal-title":"arXiv:2211.12498"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966210"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-19830-4_4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2018.1701277"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2020.2988293"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICARCV.2018.8581213"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2979670"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/P19-1441"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref10","first-page":"802","article-title":"FloatPIM: In-memory acceleration of deep neural network training with high precision","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Imani"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287711"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00082"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3529760"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC49529.2020.9524770"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00044"},{"key":"ref16","first-page":"304","article-title":"Timeloop: A systematic approach to DNN accelerator evaluation","volume-title":"Proc. IEEE Int. Symp. Perform. Anal. Syst. Softw. (ISPASS)","author":"Parashar"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00021"},{"key":"ref18","article-title":"Sparseloop: An analytical approach to sparse tensor accelerator modeling","author":"Wu","year":"2023","journal-title":"arXiv:2205.05826"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378514"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS55109.2022.00039"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00050"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9053977"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993662"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039206"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137223"},{"key":"ref30","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014","journal-title":"arXiv:1409.1556"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref32","first-page":"288","article-title":"DRISA: A DRAM-based reconfigurable in-situ accelerator","volume-title":"Annu. IEEE\/ACM Int. Symp. Microarchit. (MICRO)","author":"Li"},{"key":"ref33","article-title":"SIMDRAM: An end-to-end framework for bit-serial SIMD computing in DRAM","author":"Hajinazar","year":"2021","journal-title":"arXiv:2105.12839"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945617"},{"key":"ref36","first-page":"639","article-title":"DP-SIM: A full-stack simulation infrastructure for digital processing in-memory architectures","volume-title":"Proc. 26th Asia South Pacific Design Autom. Conf.","author":"Zhou"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201870008"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2978085"},{"key":"ref39","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Seshadri"},{"key":"ref40","article-title":"In-DRAM bulk bitwise execution engine","author":"Seshadri","year":"2019","journal-title":"arXiv:1905.09822"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365862"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3168404"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3251696"},{"key":"ref44","first-page":"41","article-title":"Fine-grained DRAM: Energy-efficient DRAM for extreme bandwidth systems","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"O\u2019Connor"},{"key":"ref45","article-title":"BERT: Pre-training of deep bidirectional transformers for language understanding","author":"Devlin","year":"2018","journal-title":"arXiv:1810.04805"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10814105\/10592022-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10814105\/10592022.pdf?arnumber=10592022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:02Z","timestamp":1763750582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10592022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3426308","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}