{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:01:11Z","timestamp":1740132071101,"version":"3.37.3"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NSF IUCRC Center for Hardware and Embedded Systems Security and Trust"},{"name":"NSF Grants Computing and Communication Foundations","award":["1815033"],"award-info":[{"award-number":["1815033"]}]},{"name":"Express Cargo Clearance System","award":["1954589"],"award-info":[{"award-number":["1954589"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tcad.2024.3434362","type":"journal-article","created":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T17:37:29Z","timestamp":1722015449000},"page":"105-118","source":"Crossref","is-referenced-by-count":0,"title":["Physically Secure Logic Locking With Nanomagnet Logic"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7050-3151","authenticated-orcid":false,"given":"Alexander J.","family":"Edwards","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1785-8359","authenticated-orcid":false,"given":"Naimul","family":"Hassan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9008-8426","authenticated-orcid":false,"given":"Jared D.","family":"Arzate","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0614-418X","authenticated-orcid":false,"given":"Alexander N.","family":"Chin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2308-7749","authenticated-orcid":false,"given":"Dhritiman","family":"Bhattacharya","sequence":"additional","affiliation":[{"name":"Department of Mechanical and Nuclear Engineering, Virginia Commonwealth University, Richmond, VA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0981-9915","authenticated-orcid":false,"given":"Mustafa M.","family":"Shihab","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4804-3726","authenticated-orcid":false,"given":"Peng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7337-6637","authenticated-orcid":false,"given":"Xuan","family":"Hu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5681-0884","authenticated-orcid":false,"given":"Jayasimha","family":"Atulasimha","sequence":"additional","affiliation":[{"name":"Department of Mechanical and Nuclear Engineering, Virginia Commonwealth University, Richmond, VA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4322-0068","authenticated-orcid":false,"given":"Yiorgos","family":"Makris","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9847-4455","authenticated-orcid":false,"given":"Joseph S.","family":"Friedman","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-022-00294-x"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300258"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.35"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341986"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.2991134"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714955"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3096028"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951830"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702683"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00102"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060471"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3429982"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586258"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774629"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116500"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93100-5_20"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1143\/JPSJ.77.031009"},{"key":"ref27","first-page":"333","article-title":"The state-of-the-art in semiconductor reverse engineering","volume-title":"Proc. 48th ACM\/EDAC\/IEEE DAC","author":"Torrance"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(03)00300-7"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.13154\/tches.v2019.i3.86-118"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1126\/science.1120506"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2756981"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0770-2"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2196030"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2196445"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.29"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/0304-8853(91)90404-X"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1063\/1.4870802"},{"volume-title":"ISCAS\u201985 benchmark.","year":"2024","key":"ref38"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473910"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3029133"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2050597"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2453118"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2284777"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2582142"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1063\/1.3536482"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.06.012"},{"volume-title":"IEEE International Roadmap for Devices and Systems: More Moore 2022","year":"2022","key":"ref48"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019430"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10814105\/10611730-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10814105\/10611730.pdf?arnumber=10611730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,25]],"date-time":"2024-12-25T06:32:36Z","timestamp":1735108356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10611730\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":49,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3434362","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}