{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T02:02:54Z","timestamp":1782352974874,"version":"3.54.5"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072214"],"award-info":[{"award-number":["62072214"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001321","name":"Guangdong Basic and Applied Basic Research Foundation","doi-asserted-by":"publisher","award":["2021B1515120048"],"award-info":[{"award-number":["2021B1515120048"]}],"id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tcad.2024.3435681","type":"journal-article","created":{"date-parts":[[2024,7,29]],"date-time":"2024-07-29T19:35:35Z","timestamp":1722281735000},"page":"416-429","source":"Crossref","is-referenced-by-count":8,"title":["RDA: A Read-Request Driven Adaptive Allocation Scheme for Improving SSD Performance"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1741-1319","authenticated-orcid":false,"given":"Shujie","family":"Pang","sequence":"first","affiliation":[{"name":"Department of Computer Science, Jinan University, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1522-8943","authenticated-orcid":false,"given":"Yuhui","family":"Deng","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Jinan University, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8062-765X","authenticated-orcid":false,"given":"Zhaorui","family":"Wu","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Jinan University, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2128-9838","authenticated-orcid":false,"given":"Genxiong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Jinan University, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1094-1563","authenticated-orcid":false,"given":"Jie","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Jinan University, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8345-3587","authenticated-orcid":false,"given":"Xiao","family":"Qin","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Software Engineering, Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102705"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012213"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2731813"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304035"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905626"},{"key":"ref7","volume-title":"3D flash memory toggle DDR2.0 technical data sheet","year":"2016"},{"key":"ref8","volume-title":"Open NAND flash interface specification revision 5.0","year":"2021"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS49936.2021.00025"},{"key":"ref11","first-page":"67","article-title":"PEN: Design and evaluation of partial-erase for 3D NAND-based high density SSDs","volume-title":"Proc. 16th USENIX Conf. File Storage Technol.","author":"Liu"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2371022"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2019.000-5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2693281"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.2987894"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.63"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2461162"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3460433"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2962781"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1027794.1027801"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3126537"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.47"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697961"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.60"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00043"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2775624"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00018"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691152"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3599691.3603412"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3049113"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2604297"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SMARTCOMP.2014.7043841"},{"key":"ref36","volume-title":"NAND memory toggle DDR1.0 technical data sheet","year":"2013"},{"key":"ref37","volume-title":"MSR Cambridge traces","year":"2007"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167759"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.61"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762711"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10848246\/10614397.pdf?arnumber=10614397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T18:54:37Z","timestamp":1737572077000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10614397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3435681","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}