{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:01:10Z","timestamp":1740132070967,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2027045","2211040"],"award-info":[{"award-number":["2027045","2211040"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tcad.2024.3435706","type":"journal-article","created":{"date-parts":[[2024,7,29]],"date-time":"2024-07-29T19:35:35Z","timestamp":1722281735000},"page":"483-496","source":"Crossref","is-referenced-by-count":0,"title":["Vespa: Logic-Level Constraint-Based Validation for Continuous-Flow Microfluidic Devices"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-6113-2589","authenticated-orcid":false,"given":"Yangruirui","family":"Zhou","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, Boston University, Boston, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6914-5529","authenticated-orcid":false,"given":"Samuel M. D.","family":"Oliveira","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Boston University, Boston, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Radhakrishna","family":"Sanka","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Boston University, Boston, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3508-4139","authenticated-orcid":false,"given":"David","family":"McIntyre","sequence":"additional","affiliation":[{"name":"Biomedical Engineering Department, Boston University, Boston, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7666-6808","authenticated-orcid":false,"given":"Douglas","family":"Densmore","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department and the Biomedical Engineering Department, Boston University, Boston, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nmeth.2926"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1093\/synbio\/ysad006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.288.5463.113"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1039\/D1LC00731A"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.cell.2015.05.002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/biot.201700047"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11047-006-9032-6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942066"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-019-45623-z"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-56255-1_5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2948904"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548906"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927262"},{"key":"ref14","first-page":"618","article-title":"Architecture synthesis for cost-constrained fault-tolerant flow-based biochips","volume-title":"Proc. Design, Autom. Test Europe Conf. Exhib. (DATE)","author":"Eskesen"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240830"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2336215"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.jala.2009.05.002"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942171"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1998.685137"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.09.002"},{"article-title":"Computer-aided design for multilayer microfluidic chips","year":"2009","author":"Amin","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2001.916263"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/BF01386390"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.25080\/tcwv9851"},{"key":"ref25","first-page":"37","article-title":"Synthesis of biochemical applications on flow-based microfluidic biochips using constraint programming","volume-title":"Proc. Symp. Design, Test, Integr. Packag. (MEMS\/MOEMS)","author":"Minhass"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509597"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1039\/D0LC00687D"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s002160101004"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/nbt.4151"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/S0925-4005(02)00468-9"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.34133\/2022\/9794510"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323772"},{"key":"ref33","article-title":"Error detection using pneumatic logic","author":"Hoang","year":"2024","journal-title":"arXiv:2401.16500"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/10848246\/10614401-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10848246\/10614401.pdf?arnumber=10614401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T18:54:49Z","timestamp":1737572089000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10614401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":33,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3435706","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}